IP Library Granted Patent US 12,598,749
Granted Patent B2
US 12,598,749 · App. 18/045,070 · Granted Apr 7, 2026

Memory device including composite metal oxide semiconductor channels and methods for forming the same

Inventors: Peter Rabkin (Cupertino, CA); Masaaki Higashitani (Cupertino, CA)
Assignee: Sandisk Technologies, Inc.
H10B43/27H10B41/27
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,598,749
App. No.
18/045,070
Granted
Apr 7, 2026
Kind
B2
Abstract

A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers, a memory opening vertically extending through the alternating stack, and a memory opening fill structure located in the memory opening and including a memory film and a vertical composite metal oxide semiconductor channel that contains an outer semiconducting metal oxide channel layer having a first band gap and an inner semiconducting metal oxide channel layer having a second band gap that is different from the first band gap.

Claims (20)

1 . A three-dimensional memory device, comprising:

an alternating stack of insulating layers and electrically conductive layers;

a memory opening vertically extending through the alternating stack; and

a memory opening fill structure located in the memory opening and comprising a memory film and a vertical composite metal oxide semiconductor channel comprising an outer semiconducting metal oxide channel layer having a first band gap and an inner semiconducting metal oxide channel layer having a second band gap that is different from the first band gap,

wherein:

a conduction band offset of a conduction band energy level of the outer semiconducting metal oxide channel layer relative to a conduction band energy level of the inner semiconducting metal oxide channel layer is positive, and a valence band offset of a valence band energy level of the outer semiconducting metal oxide layer relative to a valence band energy level of the inner semiconducting metal oxide layer is negative;

the vertical composite metal oxide semiconductor channel further comprises an intermediate semiconducting channel layer having a graded band gap that is interposed between the outer semiconducting metal oxide channel layer and the inner semiconducting metal oxide channel layer; and

the intermediate semiconducting channel layer comprises indium gallium zinc oxide or indium gallium zinc oxynitride in which an atomic percentage of gallium and indium increases with the distance from the outer semiconducting metal oxide channel layer.

2 . The three-dimensional memory device of claim 1 , wherein the first band gap is smaller than the second band gap, and the valence band offset has a greater absolute value than the conduction band offset.

3 . The three-dimensional memory device of claim 1 , wherein:

the second band gap is greater than the first band gap; and

an entire range of the graded band gap is greater than the first band gap, and is less than the second band gap.

4 . The three-dimensional memory device of claim 1 , wherein a value of the graded band gap increases with a distance from an interface between the intermediate semiconducting channel layer and the outer semiconducting metal oxide channel layer toward an interface between the intermediate semiconducting metal oxide channel layer and the inner semiconducting metal oxide channel layer.

5 . The three-dimensional memory device of claim 1 , wherein:

the outer semiconducting metal oxide channel layer comprises zinc oxynitride; and

the inner semiconducting metal oxide channel layer comprises indium gallium zinc oxide.

6 . The three-dimensional memory device of claim 1 , wherein the memory film has a cylindrical inner sidewall that vertically extends through each of the electrically conductive layers within the alternating stack and is in contact with the outer semiconducting metal oxide channel layer.

7 . The three-dimensional memory device of claim 1 , wherein an atomic concentration of free charge carriers within the outer semiconducting metal oxide channel layer is greater than an atomic concentration of free charge carriers within the inner semiconducting metal oxide channel layer.

8 . The three-dimensional memory device of claim 1 , further comprising a drain region contacting an upper end of the vertical composite metal oxide semiconductor channel.

9 . The three-dimensional memory device of claim 8 , further comprising a source region having a doping of a same conductivity type as the drain region and contacting a lower end of the vertical composite metal oxide semiconductor channel.

Assignments (4)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2022
From: RABKIN, PETER; HIGASHITANI, MASAAKI
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 061411/0431 →
Continuity (2)
Continuation In Part 17661783 · May 3, 2022
Related Publication 20230363161A1 · Nov 9, 2023
References Cited (31)
US 7994588B2 · Yin et al. · 2011 [cited by applicant]
US 9240420B2 · Rabkin et al. · 2016 [cited by applicant]
US 9634097B2 · Rabkin et al. · 2017 [cited by applicant]
US 10497712B2 · Tezuka et al. · 2019 [cited by applicant]
US 10629616B1 · Kai et al. · 2020 [cited by applicant]
US 11127861B2 · Sharma · 2021 [cited by applicant]
US 11195781B2 · Okina et al. · 2021 [cited by applicant]
US 11201107B2 · Okina et al. · 2021 [cited by applicant]
US 11296113B2 · Kim et al. · 2022 [cited by applicant]
US 20090057745A1 · Yin et al. · 2009 [cited by applicant]
US 20150069377A1 · Rabkin et al. · 2015 [cited by applicant]
US 20160064406A1 · Natori · 2016 [cited by examiner]
US 20160099250A1 · Rabkin · 2016 [cited by examiner]
US 20160148947A1 · Seo · 2016 [cited by examiner]
US 20160149004A1 · Rabkin et al. · 2016 [cited by applicant]
US 20180331116A1 · Tezuka et al. · 2018 [cited by applicant]
US 20210066458A1 · Tak · 2021 [cited by examiner]
US 20210066509A1 · Sharma · 2021 [cited by applicant]
US 20210202703A1 · Rajashekhar et al. · 2021 [cited by applicant]
US 20210202751A1 · Goda et al. · 2021 [cited by applicant]
US 20210242241A1 · Rajashekhar et al. · 2021 [cited by applicant]
US 20220068903A1 · Kim et al. · 2022 [cited by applicant]
US 20220130853A1 · Sharangpani et al. · 2022 [cited by applicant]
USPTO Office Communication, Non-Final Office Action for U.S. Appl. No. 17/661,783, mailed Jan. 27, 2025, 14 pages. [cited by applicant]
Endoh et al., “Novel Ultra High-Density Memory with a Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell,” IEDM Proc. (2001) 33-36. [cited by applicant]
Jang, J.T. et al., “Study on the Photoresponse of Amorphous In—Ga—Zn—O and Zinc Oxynitride Semiconductor Devices by the Extraction of Sub-Gap-State Distribution and Device Simulation,” [cited by applicant]
Kim, HS et al. “Anion control as a strategy to achieve high-mobility and high-stability oxide thin-film transistors,” [cited by applicant]
Rim, Y. S. et al., “Boost Up Mobility of Solution-Processed Metal Oxide Thin-Film Transistors via Confining Structure on Electron Pathways,” [cited by applicant]
Yamazaki, S. et al., “In—Ga—Zn-Oxide Semiconductor and Its Transistor Characteristics,” [cited by applicant]
U.S. Appl. No. 17/362,034, filed Jun. 29, 2021, SanDisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/661,783, filed May 3, 2022, SanDisk Technologies LLC. [cited by applicant]