IP Library Granted Patent US 12,604,459
Granted Patent B2
US 12,604,459 · App. 17/841,858 · Granted Apr 14, 2026

Semiconductor device and method for fabricating the same

Inventors: Seong Min Choo (Seoul, KR); Hyuk Woo Kwon (Seoul, KR); Dong Woo Kim (Hwaseong-si, KR); Byoung Deog Choi (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H10B12/315H10B12/053H10B12/34H10D1/043H10D1/696H10D1/714H10D1/716H10B12/0335H10D1/042
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,459
App. No.
17/841,858
Granted
Apr 14, 2026
Kind
B2
Abstract

A semiconductor device including a first pad on a substrate extending in a first direction and a second direction, a lower electrode connected to and disposed on the first pad, first to third supporter layers disposed on a side wall of the lower electrode and sequentially spaced apart from each other in a third direction perpendicular to the first direction and the second direction, a dielectric film disposed on the lower electrode and the first to third supporter layers, and an upper electrode disposed on the dielectric film. At least one of a side wall of the lower electrode between the first supporter layer and the second supporter layer, and a side wall of the lower electrode between the second supporter layer and the third supporter layer includes a first portion including protrusions extending in the first direction and includes a second portion including no protrusions.

Claims (49)

1 . A semiconductor device comprising:

a first pad disposed on a substrate extending in a first direction and a second direction, perpendicular to the first direction;

a lower electrode connected to and disposed on the first pad;

a first supporter layer, a second supporter layer, and a third supporter layer each disposed on a side wall of the lower electrode and sequentially spaced apart from each other in a third direction perpendicular to the first direction and the second direction;

a dielectric film disposed on the lower electrode and the first, second, and third supporter layers; and

an upper electrode disposed on the dielectric film,

wherein at least one of a side wall of the lower electrode between the first supporter layer and the second supporter layer, and a side wall of the lower electrode between the second supporter layer and the third supporter layer includes a first portion including protrusions extending in the first direction and includes a second portion including no protrusions, and

wherein each of bottom surfaces of the first, second, and third supporter layers is at a higher level than a bottom surface of the lower electrode in the third direction.

2 . The semiconductor device of claim 1 , wherein the second portion is flat.

3 . The semiconductor device of claim 1 , wherein a width, in the first direction, of the lower electrode having the second portion increases or is constant along the third direction.

4 . The semiconductor device of claim 1 , wherein the side wall of the lower electrode between the first supporter layer and the second supporter layer includes the second portion and the first portion disposed above the second portion.

5 . The semiconductor device of claim 4 , wherein the side wall of the lower electrode between the second supporter layer and the third supporter layer is flat.

6 . The semiconductor device of claim 1 , wherein the side wall of the lower electrode between the second supporter layer and the third supporter layer includes the first portion, and the second portion disposed above the first portion.

7 . The semiconductor device of claim 6 , wherein the side wall of the lower electrode between the first supporter layer and the second supporter layer is flat.

8 . The semiconductor device of claim 1 , wherein the side wall of the lower electrode between the first pad and the first supporter layer is flat.

9 . The semiconductor device of claim 1 , wherein a length of the lower electrode in the third direction is greater than a width of the lower electrode in the first direction.

10 . The semiconductor device of claim 1 , wherein the lower electrode includes a first extension extending in the first direction along an upper surface of the first pad, and a second extension protruding from one end of the first extension and extending in the third direction.

11 . A semiconductor device comprising:

a trench inside a substrate extending in a first direction and a second direction, perpendicular to the first direction;

a gate electrode that fills a part of the trench;

a storage contact which is disposed on at least one side of the gate electrode and connected to the substrate;

a first pad on the storage contact;

an etching stop film disposed on and covering a portion of the first pad;

a lower electrode which penetrates the etching stop film and is connected to the first pad;

a first supporter layer disposed on a side wall of the lower electrode and spaced apart, in a third direction perpendicular to the first and second directions, from the etching stop film;

a second supporter layer disposed on the first supporter layer and spaced apart, in the third direction, from the first supporter layer;

a third supporter layer disposed on the second supporter layer and spaced apart, in the third direction, from the second supporter layer;

a dielectric film which extends along an upper surface and a side wall of the lower electrode, and upper surfaces and lower surfaces of the first to third supporter layers; and

an upper electrode disposed on the dielectric film,

wherein the side wall of the lower electrode between the first supporter layer and the second supporter layer includes a first lower portion and a first upper portion on the first lower portion,

wherein the side wall of the lower electrode between the second supporter layer and the third supporter layer includes a second lower portion and a second upper portion on the second lower portion,

wherein at least one of the first upper portion and the second lower portion includes a plurality of protrusions protruding from the side wall of the lower electrode, and

wherein the second upper portion and the first lower portion are flat.

12 . The semiconductor device of claim 11 , wherein a width, in the first direction, of the lower electrode having the second upper portion and the first lower portion increases or is constant along the third direction.

13 . The semiconductor device of claim 11 , wherein the side wall of the lower electrode between the etching stop film and the first supporter layer is flat.

14 . The semiconductor device of claim 11 , wherein the upper surface of the third supporter layer is disposed on the same plane as the upper surface of the lower electrode.

15 . The semiconductor device of claim 11 , wherein a distance between the etching stop film and the first supporter layer is greater than a distance between the first supporter layer and the second supporter layer, and a distance between the second supporter layer and the third supporter layer.

16 . A semiconductor device comprising:

a first pad disposed on a substrate extending in a first direction and a second direction, perpendicular to the first direction;

a lower electrode connected to and disposed on the first pad;

a first supporter layer, a second supporter layer, and a third supporter layer each disposed on a side wall of the lower electrode and sequentially spaced apart from each other in a third direction perpendicular to the first direction and the second direction;

a dielectric film disposed on the lower electrode and the first, second, and third supporter layers; and

an upper electrode disposed on the dielectric film,

wherein at least one of a side wall of the lower electrode between the first supporter layer and the second supporter layer, and a side wall of the lower electrode between the second supporter layer and the third supporter layer includes a first portion including protrusions extending in the first direction and includes a second portion including no protrusions, and

wherein the side wall of the lower electrode between the first pad and the first supporter layer is flat.

17 . The semiconductor device of claim 16 , further comprising a contact pattern formed on the substrate,

wherein the first pad is positioned between the contact pattern and the lower electrode, and

wherein a width of the lower electrode in the first direction is greater than a width of the first pad in the first direction.

18 . The semiconductor device of claim 1 , wherein the protrusions protrude toward the dielectric film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2022
From: CHOO, SEONG MIN; KWON, HYUK WOO; KIM, DONG WOO; CHOI, BYOUNG DEOG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 060431/0963 →
Priority Claims (1)
KR 10-2021-0111062 · Aug 23, 2021 · national
Continuity (1)
Related Publication 20230055450A1 · Feb 23, 2023
References Cited (16)
US 10861857B2 · Chang et al. · 2020 [cited by applicant]
US 10879345B2 · Yi et al. · 2020 [cited by applicant]
US 10998318B2 · Choo et al. · 2021 [cited by applicant]
US 20050032305A1 · Kishida · 2005 [cited by examiner]
US 20110294276A1 · Kuroki · 2011 [cited by applicant]
US 20130228837A1 · Sukekawa et al. · 2013 [cited by applicant]
US 20160322361A1 · Yim · 2016 [cited by examiner]
US 20200111684A1 · Choi et al. · 2020 [cited by applicant]
US 20220310780A1 · Ho · 2022 [cited by examiner]
KR 20000039027A · 2000 [cited by applicant]
KR 20030049567A · 2003 [cited by applicant]
KR 20050062679A · 2005 [cited by applicant]
KR 20090022678A · 2009 [cited by applicant]
KR 20150023181A · 2015 [cited by applicant]
KR 1020170031469A · 2017 [cited by applicant]
KR 1020200010913A · 2020 [cited by applicant]