IP Library › Granted Patent US 12,616,067
Granted Patent B2
US 12,616,067 · App. 18/155,337 · Granted Apr 28, 2026

Electronic package and manufacturing method thereof

Inventors: Meng-Jie Lee (Taichung, TW); Chih-Nan Lin (Taichung, TW); Ci-Hong Yan (Taichung, TW); Nai-Hao Kao (Taichung, TW)
Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.
H10W90/00G02B6/4245G02B6/4257G02B6/4262H10W70/65H10W74/012H10W74/014H10W74/117H10W74/15H10W72/877H10W74/00H10W90/724H10W90/734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,616,067
App. No.
18/155,337
Granted
Apr 28, 2026
Kind
B2
Abstract

An electronic package is provided, in which an electronic module including a first electronic element and a second electronic element is disposed on a carrier structure embedded with a third electronic element, and the third electronic element is a photonic chip electrically connected to the electronic module. Therefore, with this configuration, it is beneficial to reduce a layout area of the carrier structure to meet the requirement of miniaturization.

Claims (22)

1 . An electronic package, comprising:

a carrier structure;

an electronic module disposed on the carrier structure, wherein the electronic module comprises an encapsulation layer having a first surface and a second surface opposing the first surface, a first electronic element embedded in the encapsulation layer, conductive pillars embedded in the encapsulation layer, a circuit structure disposed on the first surface of the encapsulation layer and electrically connected to the first electronic element and the conductive pillars, and at least two second electronic elements disposed on and electrically connected to the circuit structure, wherein the first electronic element is electrically connected to the at least two second electronic elements to serve as a bridge die, and a redistribution layer including an insulating layer and a routing structure is formed on a bottom side of the bridge die; and

a third electronic element embedded in the carrier structure and electrically connected to the electronic module, wherein the third electronic element is a photo IC, wherein the third electronic element is partially exposed from the carrier structure and the electronic module, and the exposed third electronic element is connected to an optical fiber disposed on the carrier structure.

2 . The electronic package of claim 1 , wherein the third electronic element is disposed on the second surface of the encapsulation layer via conductive bumps and is electrically connected to the conductive pillars.

3 . The electronic package of claim 1 , wherein the carrier structure has a groove to accommodate the third electronic element.

4 . The electronic package of claim 1 , wherein the first electronic element or one of the at least two second electronic elements is a switch die.

5 . The electronic package of claim 4 , wherein one of the at least two second electronic elements is the switch die.

6 . The electronic package of claim 1 , wherein the routing structure is disposed on the second surface of the encapsulation layer and electrically connected to the conductive pillars.

7 . The electronic package of claim 6 , wherein the third electronic element is electrically connected to the routing structure.

8 . The electronic package of claim 1 , wherein the electronic module further comprises a packaging layer covering the at least two second electronic elements.

9 . A method of manufacturing an electronic package, comprising:

providing an electronic module, wherein the electronic module comprises an encapsulation layer having a first surface and a second surface opposing the first surface, a first electronic element embedded in the encapsulation layer, conductive pillars embedded in the encapsulation layer, a circuit structure disposed on the first surface of the encapsulation layer and electrically connected to the first electronic element and the conductive pillars, and at least two second electronic elements disposed on and electrically connected to the circuit structure, wherein the first electronic element is electrically connected to the at least two second electronic elements to serve as a bridge die, and a redistribution layer including an insulating layer and a routing structure is formed on a bottom side of the bridge die;

electrically connecting a third electronic element to the electronic module, wherein the third electronic element is a photo IC; and

disposing the electronic module on a carrier structure, wherein the third electronic element is embedded in the carrier structure, wherein the third electronic element is partially exposed from the carrier structure and the electronic module, and the exposed third electronic element is connected to an optical fiber disposed on the carrier structure.

10 . The method of claim 9 , wherein the third electronic element is disposed on the second surface of the encapsulation layer via conductive bumps and is electrically connected to the conductive pillars.

11 . The method of claim 9 , wherein the carrier structure has a groove to accommodate the third electronic element.

12 . The method of claim 9 , wherein the first electronic element or one of the at least two second electronic elements is a switch die.

13 . The method of claim 12 , wherein one of the at least two second electronic elements is the switch die.

14 . The method of claim 9 , wherein the routing structure is disposed on the second surface of the encapsulation layer and electrically connected to the conductive pillars.

15 . The method of claim 14 , wherein the third electronic element is electrically connected to the routing structure.

16 . The method of claim 9 , wherein the electronic module further comprises a packaging layer covering the at least two second electronic elements.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2023
From: LEE, MENG-JIE; LIN, CHIH-NAN; YAN, CI-HONG; KAO, NAI-HAO
To: SILICONWARE PRECISION INDUSTRIES CO., LTD.
Reel/Frame 062410/0225 →
Priority Claims (1)
TW 111141191 · Oct 28, 2022 · national
Continuity (1)
Related Publication 20240145455A1 · May 2, 2024
References Cited (10)
US 8938136B2 · Su · 2015 [cited by examiner]
US 8975726B2 · Chen · 2015 [cited by examiner]
US 10025047B1 · Liu · 2018 [cited by examiner]
US 20140262475A1 · Liu · 2014 [cited by examiner]
US 20160085038A1 · Decker · 2016 [cited by examiner]
US 20180197842A1 · Tokunari · 2018 [cited by examiner]
US 20190287904A1 · Seidemann · 2019 [cited by examiner]
US 20200402965A1 · Ng · 2020 [cited by examiner]
US 20210104637A1 · Amano · 2021 [cited by examiner]
US 20210132309A1 · Zhang · 2021 [cited by examiner]