IP Library › Granted Patent US 12,639,078
Granted Patent B2
US 12,639,078 · App. 18/421,099 · Granted May 26, 2026

In-memory confirmation of basic input output system functionality

Inventors: Ranjan Kumar (Siliguri, IN); Gowtham Moorthy (Namakkal, IN); Shekar Babu Suryanarayana (Bangalore, IN)
Assignee: Dell Products L.P.
G06F9/4401G06F9/4406
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,639,078
App. No.
18/421,099
Filed
Jan 24, 2024
Granted
May 26, 2026
Kind
B2
Art Unit
2176
USPC
713/2
Abstract

A firmware management operation. The firmware management operation includes providing an information handling system with a distributed BIOS, the distributed BIOS including a BIOS component and a BIOS variable; identifying a processor environment installed on an information handling system from a plurality of processor environments; performing an in-memory BIOS functionality operation, the in-memory BIOS functionality operation confirming functionality of the BIOS component and the BIOS variable with the processor environment installed on the information handling system.

Claims (52)

1 . A computer-implementable method for performing a firmware management operation, comprising:

providing an information handling system with a distributed BIOS, the distributed BIOS including a BIOS component and a BIOS variable, the distributed BIOS being implemented to function with any of a plurality of processor environments, each of the plurality of processing environments implementing a respective processor architecture;

identifying a processor environment installed on an information handling system from the plurality of processor environments;

performing an in-memory BIOS functionality operation, the in-memory BIOS functionality operation confirming functionality of the BIOS component and the BIOS variable with the processor architecture of the processor environment installed on the information handling system.

2 . The method of claim 1 , wherein:

the distributed BIOS includes a plurality of BIOS components; and

the in-memory BIOS functionality operation confirms functionality of an interaction of the plurality of BIOS components.

3 . The method of claim 1 , wherein:

the in-memory BIOS functionality operation confirms functionality of the BIOS component and the BIOS variable prior to the BIOS component and BIOS variable being implemented as a replacement for a current BIOS component and current BIOS variable, the current BIOS component and current BIOS variable being used to boot the information handling system.

4 . The method of claim 1 , wherein:

the in-memory BIOS functionality operation generates a simulated non-volatile domain.

5 . The method of claim 4 , wherein:

the simulated non-volatile domain is generated based upon a particular information handling system configuration.

6 . The method of claim 4 , wherein:

the simulated non-volatile domain is generated using a plurality of coalesced flash memory packets.

7 . A system comprising:

a processor;

a data bus coupled to the processor; and

a non-transitory, computer-readable storage medium embodying computer program code, the non-transitory, computer-readable storage medium being coupled to the data bus, the computer program code interacting with a plurality of computer operations and comprising instructions executable by the processor and configured for:

providing an information handling system with a distributed BIOS, the distributed BIOS including a BIOS component and a BIOS variable, the distributed BIOS being implemented to function with any of a plurality of processor environments, each of the plurality of processing environments implementing a respective processor architecture;

identifying a processor environment installed on an information handling system from the plurality of processor environments;

performing an in-memory BIOS functionality operation, the in-memory BIOS functionality operation confirming functionality of the BIOS component and the BIOS variable with the processor architecture of the processor environment installed on the information handling system.

8 . The system of claim 7 , wherein:

the distributed BIOS includes a plurality of BIOS components; and

the in-memory BIOS functionality operation confirms functionality of an interaction of the plurality of BIOS components.

9 . The system of claim 7 , wherein:

the in-memory BIOS functionality operation confirms functionality of the BIOS component and the BIOS variable prior to the BIOS component and BIOS variable being implemented as a replacement for a current BIOS component and current BIOS variable, the current BIOS component and current BIOS variable being used to boot the information handling system.

10 . The system of claim 7 , wherein:

the in-memory BIOS functionality operation generates a simulated non-volatile domain.

11 . The system of claim 10 , wherein:

the simulated non-volatile domain is generated based upon a particular information handling system configuration.

12 . The system of claim 10 , wherein:

the simulated non-volatile domain is generated using a plurality of coalesced flash memory packets.

13 . A non-transitory, computer-readable storage medium embodying computer program code, the computer program code comprising computer executable instructions configured for:

providing an information handling system with a distributed BIOS, the distributed BIOS including a BIOS component and a BIOS variable, the distributed BIOS being implemented to function with any of a plurality of processor environments, each of the plurality of processing environments implementing a respective processor architecture;

identifying a processor environment installed on an information handling system from the plurality of processor environments;

performing an in-memory BIOS functionality operation, the in-memory BIOS functionality operation confirming functionality of the BIOS component and the BIOS variable with the processor architecture of the processor environment installed on the information handling system.

14 . The non-transitory, computer-readable storage medium of claim 13 , wherein:

the distributed BIOS includes a plurality of BIOS components; and

the in-memory BIOS functionality operation confirms functionality of an interaction of the plurality of BIOS components.

15 . The non-transitory, computer-readable storage medium of claim 13 , wherein:

the in-memory BIOS functionality operation confirms functionality of the BIOS component and the BIOS variable prior to the BIOS component and BIOS variable being implemented as a replacement for a current BIOS component and current BIOS variable, the current BIOS component and current BIOS variable being used to boot the information handling system.

16 . The non-transitory, computer-readable storage medium of claim 13 , wherein:

the in-memory BIOS functionality operation generates a simulated non-volatile domain.

17 . The non-transitory, computer-readable storage medium of claim 16 , wherein:

the simulated non-volatile domain is generated based upon a particular information handling system configuration.

18 . The non-transitory, computer-readable storage medium of claim 17 , wherein:

the simulated non-volatile domain is generated using a plurality of coalesced flash memory packets.

19 . The non-transitory, computer-readable storage medium of claim 13 , wherein:

the computer executable instructions are deployable to a client system from a server system at a remote location.

20 . The non-transitory, computer-readable storage medium of claim 13 , wherein:

the computer executable instructions are provided by a service provider to a user on an on-demand basis.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2024
From: KUMAR, RANJAN; MOORTHY, GOWTHAM; SURYANARAYANA, SHEKAR BABU
To: DELL PRODUCTS L.P.
Reel/Frame 066227/0930 →
Continuity (1)
Related Publication 20250238236A1 · Jul 24, 2025
References Cited (35)
US 7065688B1 · Moyes · 2006 [cited by examiner]
US 7882345B1 · Christensen · 2011 [cited by examiner]
US 10025576B2 · Martinez · 2018 [cited by examiner]
US 10936300B1 · Sun · 2021 [cited by examiner]
US 11157265B2 · Bulusu · 2021 [cited by examiner]
US 11392389B2 · Miller · 2022 [cited by examiner]
US 20040205779A1 · Almeida · 2004 [cited by examiner]
US 20040221147A1 · Tseng · 2004 [cited by examiner]
US 20040236936A1 · Bulusu · 2004 [cited by examiner]
US 20040260917A1 · Edrich · 2004 [cited by examiner]
US 20060015861A1 · Takata · 2006 [cited by examiner]
US 20070220244A1 · Mahmoud · 2007 [cited by examiner]
US 20130086371A1 · Bisht · 2013 [cited by examiner]
US 20170315921A1 · Hooker · 2017 [cited by examiner]
US 20180004502A1 · Samuel · 2018 [cited by examiner]
US 20180136928A1 · Downum · 2018 [cited by examiner]
US 20180293061A1 · Arms · 2018 [cited by examiner]
US 20190212999A1 · Chen · 2019 [cited by examiner]
US 20190243637A1 · Nachimuthu · 2019 [cited by examiner]
US 20190278583A1 · Nie · 2019 [cited by examiner]
US 20200257518A1 · Liedtke · 2020 [cited by examiner]
US 20200356357A1 · Narasimhan · 2020 [cited by examiner]
US 20210141646A1 · Amin · 2021 [cited by examiner]
US 20220027167A1 · Chao · 2022 [cited by examiner]
US 20220066827A1 · Tavallaei · 2022 [cited by examiner]
US 20220156205A1 · Banik · 2022 [cited by examiner]
US 20220197624A1 · Chiu · 2022 [cited by examiner]
US 20220197746A1 · Chu · 2022 [cited by examiner]
US 20220398084A1 · Chen · 2022 [cited by examiner]
US 20230168901A1 · Hung · 2023 [cited by examiner]
US 20230229453A1 · Chen · 2023 [cited by examiner]
US 20250045058A1 · Winterberg · 2025 [cited by examiner]
US 20250080412A1 · Narita · 2025 [cited by examiner]
US 20250123847A1 · Chao · 2025 [cited by examiner]
List of Patents or Applications Treated as Related, Feb. 2024. [cited by applicant]