IP Library Granted Patent US 12,648,405
Granted Patent B2
US 12,648,405 · App. 18/265,434 · Granted Jun 2, 2026

Method of manufacturing semiconductor substrate and method of manufacturing semiconductor device

Inventors: Shuichi Hiza (Tokyo, JP); Kunihiko Nishimura (Tokyo, JP)
Assignee: MITSUBISHI ELECTRIC CORPORATION
H10P72/7402H10P14/3416H10D30/015H10P72/7434H10P72/744
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,648,405
App. No.
18/265,434
Granted
Jun 2, 2026
Kind
B2
Abstract

A nitride semiconductor layer formed on a growth substrate is attached to a support substrate via a reversible adhesive layer. Next, the growth substrate is removed, a new substrate is bonded to the exposed nitride semiconductor layer, and subsequently, the reversible adhesive layer and the support substrate are removed. As a result, the nitride semiconductor layer is transferred on the new substrate from the growth substrate. Performed in a step of bonding the nitride semiconductor layer and the new substrate are a step of pressure-contacting the nitride semiconductor layer and the new substrate, a step of softening the reversible adhesive layer, and a step of curing the reversible adhesive layer again.

Claims (37)

1 . A method of manufacturing a semiconductor substrate, comprising:

(a) attaching a semiconductor layer formed on a growth substrate and a support substrate via a reversible adhesive layer made up of a reversible adhesive agent and curing the reversible adhesive layer;

(b) removing the growth substrate to expose the semiconductor layer after the step (a);

(c) bonding a new substrate to the semiconductor layer after the step (b); and

(d) removing the reversible adhesive layer and the support substrate after the step (c), wherein

the step (c) includes:

(c- 1 ) pressure-contacting the semiconductor layer and the new substrate;

(c- 2 ) softening the reversible adhesive layer; and

(c- 3 ) curing the reversible adhesive layer again after the steps (c- 1 ) and (c- 2 ).

2 . The method of manufacturing the semiconductor substrate according to claim 1 , wherein

the reversible adhesive agent is an adhesive agent in which a cure state and a softened state are switched by a wavelength of light with which the reversible adhesive agent is irradiated.

3 . The method of manufacturing the semiconductor substrate according to claim 1 , wherein

the step (c- 2 ) is performed after the step (c- 1 ).

4 . The method of manufacturing the semiconductor substrate according to claim 2 , wherein

the step (c- 2 ) is performed after the step (c- 1 ).

5 . The method of manufacturing the semiconductor substrate according to claim 1 , wherein

the step (c- 1 ) is performed after the step (c- 2 ).

6 . The method of manufacturing the semiconductor substrate according to claim 2 , wherein

the step (c- 1 ) is performed after the step (c- 2 ).

7 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 1 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

8 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 2 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

9 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 3 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

10 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 4 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

11 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 5 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

12 . A method of manufacturing a semiconductor device, comprising:

performing the method of manufacturing the semiconductor substrate according to claim 6 , and further comprising

(e) forming a semiconductor element in the semiconductor layer prior to the step (a).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2023
From: HIZA, SHUICHI; NISHIMURA, KUNIHIKO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 063863/0332 →
Continuity (1)
Related Publication 20240030055A1 · Jan 25, 2024
References Cited (18)
US 6420242B1 · Cheung · 2002 [cited by examiner]
US 6872635B2 · Hayashi · 2005 [cited by examiner]
US 6911375B2 · Guarini · 2005 [cited by examiner]
US 7439160B2 · Le Vaillant · 2008 [cited by examiner]
US 9972521B2 · Nakajima · 2018 [cited by examiner]
US 12087726B2 · Burggraf · 2024 [cited by examiner]
US 20080122119A1 · Kian · 2008 [cited by examiner]
US 20090087961A1 · Hartmann · 2009 [cited by examiner]
US 20110014774A1 · Johnson et al. · 2011 [cited by applicant]
US 20190214260A1 · Francis · 2019 [cited by examiner]
US 20190362974A1 · Nakamura et al. · 2019 [cited by applicant]
JP 6268183A · 1994 [cited by applicant]
JP 2019026817A · 2019 [cited by applicant]
Extended European Search Report issued Mar. 5, 2024, in corresponding European Patent Application No. 21924614.7, 8 pages. [cited by applicant]
International Search Report and Written Opinion mailed on May 11, 2021, received for PCT Application PCT/JP2021/004035, filed on Feb. 4, 2021, 8 pages including English Translation. [cited by applicant]
Felix Ejeckam, “Keeping cool with diamond” Compound Semiconductor, vol. 20, Issue 7, 2014, pp. 41-46. [cited by applicant]
Francis et al., “Formation and characterization of 4-inch GaN-on-diamond substrates”, Diamond & Related Materials, vol. 19 (2010), pp. 229-233. [cited by applicant]
Kuzuhara et al., “AlGaN/GaN Heterojunction FETs for High Power Applications”, IEICE Transactions on Electronics (Japanese Edition), vol. J86-C, No. 4, Apr. 2003, pp. 396-403 (16 pages including English Translation). [cited by applicant]