IP Library › Granted Patent US 12,660,277
Granted Patent B2
US 12,660,277 · App. 18/168,243 · Granted Jun 16, 2026

Semiconductor device having a structure in which a field plate electrode and a gate electrode are buried in different trenches

Inventors: Shuhei Tokuyama (Nonoichi Ishikawa, JP); Tsuyoshi Kachi (Kanazawa Ishikawa, JP); Toshifumi Nishiguchi (Hakusan Ishikawa, JP); Hiroaki Katou (Nonoichi Ishikawa, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
H10D64/112H10D30/668H10D64/117
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,660,277
App. No.
18/168,243
Granted
Jun 16, 2026
Kind
B2
Abstract

A semiconductor device according to the present embodiment includes: a first electrode; a first semiconductor region of a first conductivity type disposed above the first electrode; a second semiconductor region of a second conductivity type disposed on the first semiconductor region; a third semiconductor region of the first conductivity type disposed on the second semiconductor region; a second electrode disposed in the first semiconductor region; a third electrode facing the second semiconductor region via a second insulating film; a fourth electrode having a portion adjacent to a part of the second semiconductor region and the third semiconductor region in the second direction, the second semiconductor region, and the third semiconductor region; and a fifth electrode disposed in the first insulating film, having a bottom located closer to the first electrode than a bottom of the portion, having a top located on an upper surface of the first insulating film.

Claims (66)

1 . A semiconductor device comprising:

a first electrode;

a first semiconductor region of a first conductivity type disposed above the first electrode and electrically connected to the first electrode;

a second semiconductor region of a second conductivity type disposed on the first semiconductor region;

a third semiconductor region of the first conductivity type disposed on the second semiconductor region;

a second electrode disposed in the first semiconductor region via a first insulating film;

a third electrode facing the second semiconductor region via a second insulating film in a second direction perpendicular to a first direction directed from the second semiconductor region toward the third semiconductor region;

a fourth electrode having a portion adjacent to a part of the second semiconductor region and the third semiconductor region in the second direction, and electrically connected to the second electrode, the second semiconductor region, and the third semiconductor region; and

a fifth electrode disposed in the first insulating film, having a bottom located closer to the first electrode than a bottom of the portion of the fourth electrode, having a top located on an upper surface of the first insulating film, and electrically connected to the fourth electrode, wherein

a first distance from an upper surface of the first electrode to a bottom of the fifth electrode is smaller than a second distance from the upper surface of the first electrode to a bottom of the third electrode, and

a difference between the first distance and the second distance is equal to or less than a length of the third electrode in the first direction.

2 . The semiconductor device according to claim 1 , wherein the fifth electrode is not in contact with the portion of the fourth electrode.

3 . The semiconductor device according to claim 2 , wherein the fifth electrode is made of the same material as the portion of the fourth electrode.

4 . The semiconductor device according to claim 1 , wherein the fifth electrode is in contact with the portion of the fourth electrode.

5 . The semiconductor device according to claim 4 , wherein the fifth electrode is made of the same material as the portion of the fourth electrode.

6 . The semiconductor device according to claim 4 , wherein a first distance from an upper surface of the first electrode to a bottom of the fifth electrode is smaller than a second distance from the upper surface of the first electrode to a bottom of the third electrode.

7 . The semiconductor device according to claim 1 , wherein a thickness of the first insulating film between the fifth electrode and a semiconductor portion including the first semiconductor region and the second semiconductor region decreases in a direction from the first electrode toward the portion of the fourth electrode.

8 . The semiconductor device according to claim 7 , wherein the fifth electrode is in contact with the portion of the fourth electrode.

9 . The semiconductor device according to claim 7 , wherein a first distance from an upper surface of the first electrode to a bottom of the fifth electrode is smaller than a second distance from the upper surface of the first electrode to a bottom of the third electrode.

10 . The semiconductor device according to claim 1 , wherein the fifth electrode is made of the same material as the portion of the fourth electrode.

11 . The semiconductor device according to claim 1 , wherein the fifth electrode is made of the same material as the second electrode.

12 . The semiconductor device according to claim 1 , wherein

the second electrode and the fifth electrode are arranged in parallel in a stripe shape on a plane perpendicular to the first direction,

a pair of fifth electrodes, including the fifth electrode, is provided in the semiconductor device, the pair of fifth electrodes being disposed so as to sandwich the second electrode therebetween, and

an outermost end of the fifth electrodes in a longitudinal direction and an outermost end of the third electrode in the longitudinal direction are aligned in the second direction, or the outermost end of the fifth electrode extends outward with respect to the outermost end of the third electrode in the longitudinal direction.

13 . The semiconductor device according to claim 1 , wherein

the fifth electrode is disposed so as to surround the second electrode on a plane perpendicular to the first direction, and

an outermost end of the fifth electrode in a longitudinal direction and an outermost end of the third electrode in the longitudinal direction are aligned in the second direction, or the outermost end of the fifth electrode extends outward with respect to the outermost end of the third electrode in the longitudinal direction.

14 . The semiconductor device according to claim 1 , wherein

the second electrode, the fifth electrode, and the portion of the fourth electrode are disposed in a concentric polygonal shape or a concentric circular shape around the second electrode on a plane perpendicular to the first direction,

the second electrode is disposed at a center in the first insulating film,

the fifth electrode is disposed in the first insulating film so as to surround the second electrode, and

the portion of the fourth electrode is disposed so as to surround the fifth electrode.

15 . The semiconductor device according to claim 14 , wherein

the third electrode is formed in a lattice shape, a hexagonal shape, or a shape in which intersections of the third electrode do not overlap with each other in the second direction or in a third direction orthogonal to the first direction and the second direction on a plane perpendicular to the first direction, and

the second electrode, the fifth electrode, and the portion of the fourth electrode are disposed in a void formed by the third electrode.

16 . The semiconductor device according to claim 14 , wherein

on a plane perpendicular to the first direction,

the third electrode is formed in a lattice shape,

a boundary between the first insulating film and a semiconductor portion including the first semiconductor region and the second semiconductor region is disposed in a circular shape,

the fifth electrode is disposed in a square shape, and

the portion of the fourth electrode is disposed in a circular shape along the boundary.

17 . A semiconductor device comprising:

a first electrode;

a first semiconductor region of a first conductivity type disposed above the first electrode and electrically connected to the first electrode;

a second semiconductor region of a second conductivity type disposed on the first semiconductor region;

a third semiconductor region of the first conductivity type disposed on the second semiconductor region;

a second electrode disposed in the first semiconductor region via a first insulating film;

a third electrode facing the second semiconductor region via a second insulating film in a second direction perpendicular to a first direction directed from the second semiconductor region toward the third semiconductor region;

a fourth electrode having a portion adjacent to a part of the second semiconductor region and the third semiconductor region in the second direction, and electrically connected to the second electrode, the second semiconductor region, and the third semiconductor region; and

a fifth electrode disposed in the first insulating film, having a bottom located closer to the first electrode than a bottom of the portion of the fourth electrode, having a top located on an upper surface of the first insulating film, and electrically connected to the fourth electrode, wherein

the fifth electrode is in contact with the portion of the fourth electrode,

a first distance from an upper surface of the first electrode to a bottom of the fifth electrode is smaller than a second distance from the upper surface of the first electrode to a bottom of the third electrode, and

a difference between the first distance and the second distance is equal to or less than a length of the third electrode in the first direction.

18 . A semiconductor device comprising:

a first electrode;

a first semiconductor region of a first conductivity type disposed above the first electrode and electrically connected to the first electrode;

a second semiconductor region of a second conductivity type disposed on the first semiconductor region;

a third semiconductor region of the first conductivity type disposed on the second semiconductor region;

a second electrode disposed in the first semiconductor region via a first insulating film;

a third electrode facing the second semiconductor region via a second insulating film in a second direction perpendicular to a first direction directed from the second semiconductor region toward the third semiconductor region;

a fourth electrode having a portion adjacent to a part of the second semiconductor region and the third semiconductor region in the second direction, and electrically connected to the second electrode, the second semiconductor region, and the third semiconductor region; and

a fifth electrode disposed in the first insulating film, having a bottom located closer to the first electrode than a bottom of the portion of the fourth electrode, having a top located on an upper surface of the first insulating film, and electrically connected to the fourth electrode, wherein

a thickness of the first insulating film between the fifth electrode and a semiconductor portion including the first semiconductor region and the second semiconductor region decreases from the first electrode side toward the portion of the fourth electrode,

a first distance from an upper surface of the first electrode to a bottom of the fifth electrode is smaller than a second distance from the upper surface of the first electrode to a bottom of the third electrode, and

a difference between the first distance and the second distance is equal to or less than a length of the third electrode in the first direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2023
From: TOKUYAMA, SHUHEI; KACHI, TSUYOSHI; NISHIGUCHI, TOSHIFUMI; KATOU, HIROAKI
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 062676/0711 →
Priority Claims (1)
JP 2022-149553 · Sep 20, 2022 · national
Continuity (1)
Related Publication 20240096972A1 · Mar 21, 2024
References Cited (20)
US 9978859B2 · Park et al. · 2018 [cited by applicant]
US 10763352B2 · Matsuba et al. · 2020 [cited by applicant]
US 11101383B2 · Nishiwaki · 2021 [cited by applicant]
US 11127854B2 · Katou et al. · 2021 [cited by applicant]
US 11177381B2 · Katou et al. · 2021 [cited by applicant]
US 11489070B2 · Kikuchi et al. · 2022 [cited by applicant]
US 20140077278A1 · Nozu · 2014 [cited by examiner]
US 20170271498A1 · Park et al. · 2017 [cited by applicant]
US 20200295150A1 · Nishiwaki et al. · 2020 [cited by applicant]
US 20220077293A1 · Shimomura et al. · 2022 [cited by applicant]
US 20240055474A1 · Saito · 2024 [cited by examiner]
US 20250015151A1 · Nagata · 2025 [cited by examiner]
JP 2019145633A · 2019 [cited by applicant]
JP 2020047742A · 2020 [cited by applicant]
JP 2020150185A · 2020 [cited by applicant]
JP 2021040105A · 2021 [cited by applicant]
JP 2021044470A · 2021 [cited by applicant]
JP 2021145046A · 2021 [cited by applicant]
Chanho Park, et al., “A New 200 V Dual Trench MOSFET With Stepped Oxide for Ultra Low RDS(on),” Proceedings of the 31st International Symposium on Power Semiconductor Devices & ICs, May 19-23, 2019, Shanghai, China, pp.… [cited by applicant]
Notice of Reasons for Refusal (Office Action) mailed Aug. 22, 2025 in corresponding Japanese Patent Application No. 2022-149553, with English machine translation, 5 pages. [cited by applicant]