IP Library › Granted Patent US 12,666,870
Granted Patent B2
US 12,666,870 · App. 17/945,697 · Granted Jun 23, 2026

Wafer level ultrasonic chip module having suspension structure

Inventors: Yu-Feng Jin (Shenzhen, CN); Sheng-Lin Ma (Shenzhen, CN); Qian-Cheng Zhao (Shenzhen, CN); Yi-Hsiang Chiu (Taipei City, TW); Huan Liu (Shenzhen, CN); Hung-Ping Lee (Taipei City, TW); Dan Gong (Shenzhen, CN)
Assignee: SONICMEMS (ZHENGZHOU) TECHNOLOGY CO., LTD.
H10N30/07B06B1/0662H10N30/02H10N30/877H10N30/88Y10T29/42
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,666,870
App. No.
17/945,697
Filed
Sep 15, 2022
Granted
Jun 23, 2026
Kind
B2
Art Unit
2834
USPC
310/340
Abstract

A wafer level ultrasonic chip module includes a substrate, a composite layer and a base material. The substrate has a through slot passing through an upper surface and a lower surface of the substrate. The composite layer includes an ultrasonic body and a protective layer. A lower surface of the ultrasonic body is exposed from the through slot. The protective layer covers the ultrasonic body and a partial upper surface of the substrate. The composite layer has a groove passing through an upper surface and a lower surface of the protective layer, and communicating with the through slot. Rhe ultrasonic body corresponds to the through slot. The base material covers the through slot, such that a space is formed among the through slot, the lower surface of the ultrasonic body and an upper surface of the base material.

Claims (13)

1 . A wafer level ultrasonic chip module having a suspension structure, comprising:

a substrate comprising a through slot, the through slot passing through an upper surface of the substrate and a lower surface of the substrate;

a composite layer located on the substrate, the composite layer comprising an ultrasonic body and a protective layer, wherein the ultrasonic body is located on the upper surface of the substrate and a lower surface of the ultrasonic body is exposed from the through slot, the protective layer covers the ultrasonic body and a partial upper surface of the substrate, the composite layer has a groove, the groove passes through an upper surface of the protective layer and a lower surface of the protective layer, and communicates with the through slot, the groove surrounds a portion of the periphery of the ultrasonic body, and the ultrasonic body corresponds to the through slot; and

a base material located on the lower surface of the substrate and covering the through slot, such that a space is formed among the through slot, the lower surface of the ultrasonic body and an upper surface of the base material, and the space communicates with the groove.

2 . The wafer level ultrasonic chip module having a suspension structure according to claim 1 , wherein the ultrasonic body comprises:

a first piezoelectric layer located on the substrate;

a first electrode located on the first piezoelectric layer;

a second piezoelectric layer located on the first electrode; and

a second electrode located on the second piezoelectric layer, wherein the second piezoelectric layer and the second electrode do not cover a partial upper surface of the first electrode.

3 . The wafer level ultrasonic chip module having a suspension structure according to claim 2 , wherein the composite layer further comprises a circuit layer and two electrode circuits, the protective layer wraps the circuit layer and exposes a side surface of the circuit layer, the protective layer wraps the two electrode circuits, the two electrode circuits are located on the partial upper surface of the first electrode and a partial upper surface of the second electrode respectively, and the two electrode circuits are electrically connected with the first electrode and the second electrode respectively.

4 . The wafer level ultrasonic chip module having a suspension structure according to claim 3 , further comprising a conductor layer and at least one pad, wherein the conductor layer is located from the side surface of the circuit layer to a lower surface of the base material, and the at least one pad is located on the conductor layer.

5 . The wafer level ultrasonic chip module having a suspension structure according to claim 1 , wherein the ultrasonic body is located on the space and connected to the protective layer in a suspension manner, and the projection of the ultrasonic body and the projection of the space overlap in a vertical projection direction of the base material.

6 . The wafer level ultrasonic chip module having a suspension structure according to claim 1 , wherein the protective layer comprises an opening, a partial upper surface of the ultrasonic body is exposed from the opening, the wafer level ultrasonic chip module further comprises a conducting material, and the conducting material is located in the opening and is in contact with the upper surface of the ultrasonic body.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2023
From: J-METRICS TECHNOLOGY CO., LTD.
To: SONICMEMS (ZHENGZHOU) TECHNOLOGY CO.,LTD.
Reel/Frame 063600/0340 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2023
From: J-METRICS TECHNOLOGY CO., LTD.
To: SONICMEMS (ZHENGZHOU) TECHNOLOGY CO.,LTD
Reel/Frame 063445/0963 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2022
From: JIN, YU-FENG; MA, SHENG-LIN; ZHAO, QIAN-CHENG; CHIU, YI-HSIANG; LIU, HUAN; LEE, HUNG-PING; GONG, DAN
To: J-METRICS TECHNOLOGY CO., LTD.; PEKING UNIVERSITY SHENZHEN GRADUATE SCHOOL
Reel/Frame 061443/0338 →
Priority Claims (1)
CN 201811429713.4 · Nov 28, 2018 · national
Continuity (2)
Division 16274456 · Feb 13, 2019
Related Publication 20230014827A1 · Jan 19, 2023
References Cited (28)
US 6089701A · Hashizume · 2000 [cited by examiner]
US 6502930B1 · Shimada · 2003 [cited by examiner]
US 7045935B2 · Matsuda · 2006 [cited by examiner]
US RE39474E · Hashizume · 2007 [cited by examiner]
US 7497962B2 · Tokunaga · 2009 [cited by examiner]
US 11075072B2 · Jin · 2021 [cited by examiner]
US 11460341B2 · Jin · 2022 [cited by examiner]
US 11806751B2 · Chiu · 2023 [cited by examiner]
US 12199081B2 · Liu · 2025 [cited by examiner]
US 20040194309A1 · Tokunaga · 2004 [cited by examiner]
US 20060027529A1 · Tokunaga · 2006 [cited by examiner]
US 20180154635A1 · Nakakubo · 2018 [cited by applicant]
US 20200164406A1 · Jin · 2020 [cited by examiner]
US 20200179979A1 · Jin et al. · 2020 [cited by applicant]
US 20200191646A1 · Jin · 2020 [cited by examiner]
US 20210013026A1 · Jin · 2021 [cited by examiner]
US 20210170448A1 · Chiu · 2021 [cited by examiner]
US 20220310573A1 · Liu · 2022 [cited by examiner]
US 20230014827A1 · Jin · 2023 [cited by examiner]
US 20240009702A1 · Chiu · 2024 [cited by examiner]
US 20240009703A1 · Chiu · 2024 [cited by examiner]
CN 111293210A · 2020 [cited by examiner]
CN 112906442A · 2021 [cited by examiner]
CN 111403591B · 2023 [cited by examiner]
CN 111293210B · 2024 [cited by examiner]
TW I702741B · 2020 [cited by examiner]
TW 202123498A · 2021 [cited by examiner]
TW I729605B · 2021 [cited by examiner]