IP Library › Granted Patent US 12,740,197
Granted Patent B2
US 12,740,197 · App. 18/116,425 · Granted Sep 15, 2026

Display device

Inventors: Hyeong Seok Kim (Yongin-si, KR); Jang Mi Kang (Yongin-si, KR); Jun Hyun Park (Yongin-si, KR); Min Jae Jeong (Yongin-si, KR); Mu Kyung Jeon (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H10H20/8312G06F1/1616H04M1/0216H10H20/857
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,740,197
App. No.
18/116,425
Granted
Sep 15, 2026
Kind
B2
Abstract

A display device including a substrate, a first semiconductor layer disposed on the substrate, a first gate electrode disposed on the first semiconductor layer, a first storage electrode overlapping at least a portion of the first gate electrode and forming a first capacitor with the first gate electrode, and a first electrode disposed on the first storage electrode and forming a second capacitor together with the first storage electrode. The first storage electrode includes a first opening, the first electrode includes a second opening, and the first opening and the second opening overlap each other.

Claims (83)

1 . A display device comprising:

a substrate;

a first semiconductor layer disposed on the substrate;

a first gate electrode disposed on the first semiconductor layer;

a first storage electrode overlapping at least a portion of the first gate electrode and forming a first capacitor with the first gate electrode; and

a first electrode disposed on the first storage electrode and forming a second capacitor together with the first storage electrode, wherein;

the first storage electrode includes a first opening,

the first electrode includes a second opening,

the first opening and the second opening overlap each other,

the first electrode further includes a third opening, the third opening overlaps the first storage electrode, wherein the first electrode receives a driving voltage, and

an area of the second opening is larger than an area of the third opening in a plan view.

2 . The display device of claim 1 , wherein

the first capacitor is a storage capacitor,

the second capacitor is a hold capacitor, and

the first capacitor and the second capacitor overlap in a direction that is perpendicular to a surface of the substrate.

3 . The display device of claim 1 , wherein

the first semiconductor layer includes a first transistor, and

the first transistor overlaps at least portions of the first gate electrode, the first storage electrode, and the first electrode.

4 . The display device of claim 3 , wherein

the first transistor is a driving transistor.

5 . The display device of claim 1 , wherein

a size of the second opening is greater than a size of the first opening.

6 . The display device of claim 3 , wherein

the display device further includes a first data conductive layer disposed on the first electrode, and

a portion of the first data conductive layer is electrically connected to the first gate electrode.

7 . The display device of claim 6 , wherein

the display device further includes:

a first gate insulating layer disposed between the first semiconductor layer and the first gate electrode;

a second gate insulating layer disposed between the first gate electrode and the first storage electrode;

a first insulating layer disposed between the first storage electrode and the first electrode; and

a second insulating layer disposed between the first electrode and the first data conductive layer,

wherein a fourth opening passing through the first opening and the second opening is formed in the second insulating layer, the first insulating layer, and the second gate insulating layer.

8 . The display device of claim 7 , wherein

the display device further includes:

a second semiconductor layer disposed on the second insulating layer;

a third gate conductive layer disposed on the second semiconductor layer; and

a second data conductive layer disposed on the first data conductive layer.

9 . The display device of claim 8 , wherein

the display device further includes second to ninth transistors.

10 . The display device of claim 1 , wherein each of the second opening and the third opening is entirely bounded by the first electrode in the plan view.

11 . The display device of claim 1 , wherein:

the first electrode is connected to receive the driving voltage, and

the second opening overlaps the first opening in a plan view.

12 . A display device comprising:

a substrate;

a first transistor disposed on the substrate;

a first gate electrode disposed on the first transistor;

a first storage electrode overlapping at least a portion of the first gate electrode and forming a first capacitor with the first gate electrode; and

a first electrode disposed on the first storage electrode and forming a second capacitor together with the first storage electrode, wherein;

the first capacitor and the second capacitor overlap in a direction that is perpendicular to a surface of the substrate,

the first storage electrode includes a first opening,

the first electrode includes a second opening,

at least portions of the first opening and the second opening overlap each other,

the first electrode further includes a third opening, the third opening overlaps the first storage electrode, wherein the first electrode receives a driving voltage, and

an area of the second opening is larger than an area of the third opening in a plan view.

13 . The display device of claim 12 , wherein

the first capacitor is a storage capacitor, and

the second capacitor is a hold capacitor.

14 . The display device of claim 12 , wherein

the first transistor is a driving transistor, and

the first transistor overlaps the first storage electrode and the first electrode.

15 . The display device of claim 12 , wherein

a size of the second opening is greater than a size of the first opening.

16 . The display device of claim 14 , wherein

the display device further includes a first data conductive layer disposed on the first electrode, and

a portion of the first data conductive layer is electrically connected to the first gate electrode.

17 . The display device of claim 16 , wherein

the display device further includes:

a first gate insulating layer disposed between the first transistor and the first gate electrode;

a second gate insulating layer disposed between the first gate electrode and the first storage electrode;

a first insulating layer disposed between the first storage electrode and the first electrode; and

a second insulating layer disposed between the first electrode and the first data conductive layer,

wherein a fourth opening passing through the first opening and the second opening is formed in the second insulating layer, the first insulating layer, and the second gate insulating layer.

18 . The display device of claim 17 , wherein

the display device includes:

a second semiconductor layer disposed on the second insulating layer;

a third gate conductive layer disposed on the second semiconductor layer; and

a second data conductive layer disposed on the first data conductive layer.

19 . The display device of claim 17 , wherein

the display device further includes second to ninth transistors.

20 . The display device of claim 19 , wherein

at least some of the first to ninth transistors are p-type transistors, and

the rest of the first to ninth transistors are n-type transistors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2023
From: KIM, HYEONG SEOK; KANG, JANG MI; PARK, JUN HYUN; JEONG, MIN JAE; JEON, MU KYUNG
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 062855/0859 →
Priority Claims (1)
KR 10-2022-0054198 · May 2, 2022 · national
Continuity (1)
Related Publication 20230352627A1 · Nov 2, 2023
References Cited (31)
US 10763451B2 · Lius · 2020 [cited by examiner]
US 20080079005A1 · Tseng · 2008 [cited by examiner]
US 20140225075A1 · Zhan · 2014 [cited by examiner]
US 20170011685A1 · Jeon · 2017 [cited by examiner]
US 20170053975A1 · Cho · 2017 [cited by examiner]
US 20170317155A1 · Oh · 2017 [cited by examiner]
US 20180286307A1 · Kim · 2018 [cited by examiner]
US 20190148477A1 · Park · 2019 [cited by examiner]
US 20190164491A1 · Kim · 2019 [cited by examiner]
US 20190393291A1 · Jeon · 2019 [cited by examiner]
US 20200083309A1 · Wang · 2020 [cited by examiner]
US 20200135831A1 · Bae · 2020 [cited by examiner]
US 20200227500A1 · Chen · 2020 [cited by examiner]
US 20200265782A1 · Kim · 2020 [cited by examiner]
US 20200312924A1 · Choi · 2020 [cited by examiner]
US 20210043707A1 · Park · 2021 [cited by examiner]
US 20210057506A1 · Jo · 2021 [cited by examiner]
US 20210193780A1 · Diao · 2021 [cited by examiner]
US 20210242249A1 · Baek · 2021 [cited by examiner]
US 20210249498A1 · Cho · 2021 [cited by examiner]
US 20210296367A1 · Seo · 2021 [cited by examiner]
US 20210359063A1 · Lu · 2021 [cited by examiner]
US 20220199726A1 · Matsueda · 2022 [cited by examiner]
US 20230060545A1 · Du · 2023 [cited by examiner]
US 20230061191A1 · Oh · 2023 [cited by examiner]
US 20240138188A1 · Kim · 2024 [cited by examiner]
US 20240304144A1 · Sano · 2024 [cited by examiner]
KR 100560780 · 2006 [cited by applicant]
KR 1020180112158 · 2018 [cited by applicant]
KR 1020190010058 · 2019 [cited by applicant]
KR 1020190056465 · 2019 [cited by applicant]