IP Library › Granted Patent US 12,745,464
Granted Patent B2
US 12,745,464 · App. 18/215,899 · Granted Sep 22, 2026

Electrostatic discharge (ESD) protection circuit including an avalanche semiconductor controlled rectifier (SCR) with parallel connected static trigger control circuit (TCC)

Inventor: Leonardo Di Biccari (Monza, IT)
Assignee: STMicroelectronics International N.V.
H10D89/713
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,745,464
App. No.
18/215,899
Granted
Sep 22, 2026
Kind
B2
Abstract

A two terminal semiconductor controlled rectifier (SCR) device has an anode terminal coupled to a first node and a cathode terminal coupled to a second node. Neither of the cathode gate or anode gate of the SCR device are connected to a triggering circuit for controlling turn on of the SCR device. The SCR device has an avalanche breakdown voltage for turn on, where that avalanche breakdown voltage is set by a breakdown avalanche of a PN junction of the SCR device. A circuit path includes a series connected chain of M Zener diodes with a blocking diode that are coupled between the first node and the second node. The circuit path has an activation voltage for turn on, where that activation voltage is dependent on N times a Zener diode reverse breakdown voltage. The activation voltage is less than the avalanche breakdown voltage.

Claims (27)

1 . An electrostatic discharge (ESD) protection circuit, comprising:

a first semiconductor controlled rectifier (SCR) device of two terminal, self-turn on, type consisting of an anode terminal and a cathode terminal, and wherein said first SCR device has an avalanche breakdown voltage for self-turn on;

wherein said avalanche breakdown voltage is set by a breakdown avalanche of a PN junction of the first SCR device;

wherein the first SCR device includes an NPN-type bipolar transistor coupled to a PNP-type bipolar transistor, and wherein said PN junction of the first SCR device is a junction between a collector and base of the NPN-type bipolar transistor;

a first circuit path having a first node and a second node, and wherein said first circuit path has an activation voltage for turn on;

wherein the first SCR device and first circuit path are connected in parallel with the anode terminal and the first node coupled to a first pin and with the cathode terminal and the second node coupled to a second pin;

wherein said activation voltage is less than the avalanche breakdown voltage;

wherein the first circuit path comprises a series connected chain of M Zener diodes that are coupled between the anode terminal and the cathode terminal of the first SCR device, with each Zener diode has a size N greater than or equal to 20, where N is a number of diode structures connected in parallel for each Zener diode.

2 . The ESD protection circuit of claim 1 , wherein both a cathode gate node and an anode gate node of the first SCR device are not connected to a triggering circuit for controlling turn on of the first SCR device.

3 . The ESD protection circuit of claim 1 , wherein said activation voltage of the first circuit path is dependent on M times a reverse breakdown voltage of the Zener diode.

4 . The ESD protection circuit of claim 3 , wherein said first circuit path further includes a diode directly connected in series with the series connected chain of M Zener diodes.

5 . The ESD protection circuit of claim 4 , wherein a cathode of the diode faces the cathode of the Zener diode in said series connected chain of M Zener diodes to which said diode is directly connected.

6 . The ESD protection circuit of claim 1 , further comprising a second SCR device of two terminal type consisting of an anode terminal and a cathode terminal, and wherein the anode terminal of the second SCR device is coupled to the anode terminal of the first SCR device, and wherein the cathode terminal of the second SCR device is coupled to the first pin.

7 . The ESD protection circuit of claim 6 , wherein the first pin is a signal pin for input/output of an integrated circuit and the second pin is a reference pin for a ground reference of the integrated circuit.

8 . The ESD protection circuit of claim 6 , wherein the first pin is a reference pin for a ground reference of an integrated circuit signal and the second pin is a signal pin for input/output of the integrated circuit.

9 . The ESD protection circuit of claim 6 , wherein said second SCR device has an avalanche breakdown voltage for self-turn on.

10 . The ESD protection circuit of claim 9 , wherein both a cathode gate node and an anode gate node of the second SCR device are not connected to a triggering circuit for controlling turn on of the second SCR device.

11 . The ESD protection circuit of claim 9 , further comprising:

a second circuit path having a first node and a second node, and wherein said second circuit path has an activation voltage for turn on;

wherein the second SCR device and second circuit path are connected in parallel; and

wherein said activation voltage of the second circuit path is less than the avalanche breakdown voltage of the second SCR device.

12 . D) The ESD protection circuit of claim 11 , wherein:

said activation voltage of the first circuit path is dependent on M times a reverse breakdown voltage of the first Zener diode; and

the second circuit path comprises a series connected chain of Mb second Zener diodes that are coupled between the anode terminal and the cathode terminal of the second SCR device, wherein said activation voltage of the second circuit path is dependent on Mb times a reverse breakdown voltage of the second Zener diode.

13 . The ESD protection circuit of claim 12 , wherein the number M of first Zener diodes in the first circuit path and the number Mb of second Zener diodes in the second circuit path are equal.

14 . The ESD protection circuit of claim 12 , wherein the number M of first Zener diodes in the first circuit path and the number Mb of second Zener diodes in the second circuit path are not equal.

15 . The ESD protection circuit of claim 12 , wherein said second circuit path further includes a diode directly connected in series with the series connected chain of Mb second Zener diodes.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068434/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2023
From: DI BICCARI, LEONARDO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 064109/0220 →
Continuity (1)
Related Publication 20250006724A1 · Jan 2, 2025
References Cited (29)
US 5012317A · Rountre · 1991 [cited by applicant]
US 5548135A · Avery · 1996 [cited by applicant]
US 7471493B1 · Huang et al. · 2008 [cited by applicant]
US 7548401B2 · Mergens et al. · 2009 [cited by applicant]
US 8218276B2 · Mallikarjunaswamy · 2012 [cited by applicant]
US 8493705B2 · Lin et al. · 2013 [cited by applicant]
US 10079227B2 · Xiu et al. · 2018 [cited by applicant]
US 10381340B2 · Lai · 2019 [cited by applicant]
US 20080180869A1 · Sugahara · 2008 [cited by applicant]
US 20120281329A1 · Mallikarjunaswamy · 2012 [cited by applicant]
US 20140167099A1 · Mergens · 2014 [cited by applicant]
US 20150060941A1 · Hwang · 2015 [cited by applicant]
US 20150069424A1 · Willemen · 2015 [cited by examiner]
US 20160343701A1 · Zhong · 2016 [cited by examiner]
US 20170236816A1 · Tsai · 2017 [cited by examiner]
US 20180006448A1 · Glaser · 2018 [cited by examiner]
US 20200185378A1 · Arnaud · 2020 [cited by applicant]
US 20220231008A1 · Wang et al. · 2022 [cited by applicant]
US 20230040542A1 · Xu · 2023 [cited by applicant]
CN 114759026A · 2022 [cited by examiner]
“Novel Diode-Chain Triggering SCR Circuits for ESD Protection,” National Taiwan University of Science and Technology, Jul. 2000, 7 pgs. [cited by applicant]
“Protecting Sensitive Electronic Circuits Using a Transient Voltage Suppressor Diode,” MDE Semiconductor Inc., Jun. 10, 2018, 3 pgs. [cited by applicant]
A. Tazzoli et al., “Effect of Process Technology Variation on ESD Clamp Parameters”, EOS/ESD Symposium 2014, 7 pgs. [cited by applicant]
B. Keppens et al., “ESD Protection Solutions for High Voltage Technologies” , EOS/ESD Symposium 2004, 10 pgs. [cited by applicant]
H. Arbess et al., “Combined MOS-IGBT-SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology” , IEEE Trans. On Dev. and mat. rel., vol. 14, No. 1, Mar. 2014, 9 pgs. [cited by applicant]
J. Lee et al., “Novel ESD protection structure with embedded SCR LDMOS for smart power technology”, IRPS 2002, 6 pgs. [cited by applicant]
Y.Xiu et al., “Case Study of DPI Robustness of a MOS-SCR Structure for Automotive Applications”, EOS/ESD Symposium 2018, 6 pgs. [cited by applicant]
Z. Hossain, “Determination of Manufacturing Resurf Process Window for a Robust 700V Double Resurf LDMOS Transistor” , ISPSD 2008, 4 pgs. [cited by applicant]
EPO Search Report and Written Opinion for counterpart EP Appl. No. 24181046.4, report dated Nov. 8, 2024, 7 pgs. [cited by applicant]