IP Library Granted Patent US 7,446,396
Granted Patent B2
US 7,446,396 · App. 11/306,805 · Granted Nov 4, 2008

Stacked integrated circuit leadframe package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,446,396
App. No.
11/306,805
Granted
Nov 4, 2008
Kind
B2
Abstract

A stacked integrated circuit leadframe package system including forming a leadframe, packaging a top integrated circuit on a one side of the leadframe, packaging a bottom integrated circuit on an opposite side of the leadframe, and forming external electrical interconnects on the leadframe.

Claims (34)

1. A stacked integrated circuit leadframe package system comprising:

forming a flat leadframe;

packaging a top integrated circuit on a one side of the leadframe;

packaging a bottom integrated circuit on an opposite side of the leadframe;

encapsulating the bottom integrated circuit with an encapsulant having vertical sides; and

forming solder balls on the leadframe, the solder balls having vertical sides abutting the vertical sides of the encapsulant.

2. The system as claimed in claim 1 wherein forming the leadframe further comprises forming a leadframe array having multiple leadframes.

3. The system as claimed in claim 1 wherein packaging the top integrated circuit further comprises mounting a further integrated circuit on the top integrated circuit.

4. The system as claimed in claim 1 wherein:

packaging the top integrated circuit or packaging the bottom integrated circuit further comprises applying an adhesive tape between the top integrated circuit or the bottom integrated circuit and the leadframe;

removing the adhesive tape, and

bonding the bottom integrated circuit and the top integrated circuit.

5. The system as claimed in claim 1 wherein packaging the bottom integrated circuit further comprises attaching a chip scale package to the leadframe.

6. A stacked integrated circuit leadframe package system comprising:

forming a flat leadframe;

mounting a top integrated circuit on a one side of the leadframe;

electrically connecting the top integrated circuit to the one side of the leadframe;

encapsulating the top integrated circuit with the one side of the leadframe;

mounting a bottom integrated circuit on an opposite side of the leadframe;

electrically connecting the bottom integrated circuit to the opposite side of the leadframe;

encapsulating the bottom integrated circuit with the opposite side of the leadframe with an encapsulant having vertical sides; and

depositing solder balls on the leadframe, the solder balls having vertical sides abutting the vertical sides of the encapsulant.

7. The system as claimed in claim 6 wherein packaging the top or bottom integrated circuit further comprises:

mounting a further integrated circuit on the top integrated circuit; and

electrically connect the further integrated circuit to the one side of the leadframe.

8. The system as claimed in claim 6 wherein:

packaging the top integrated circuit or packaging the bottom integrated circuit further comprises applying an adhesive tape between the top integrated circuit or the bottom integrated circuit and the leadframe;

removing the adhesive tape;

bonding the bottom integrated circuit and the top integrated circuit.

9. The system as claimed in claim 6 wherein mounting the bottom integrated circuit further comprises:

mounting the bottom integrated circuit in a chip scale package; and

mounting the chip scale package on the opposite side of the leadframe.

10. The system as claimed in claim 6 wherein forming the leadframe further comprises:

forming a further leadframe attached to the opposite side of the leadframe with the bottom integrated circuit attached thereto.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC, PTE. LTE TO STATS CHIPPAC PTE. LTD (REEL: 038378 FRAME: 0319) Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064760/0986 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0319 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2008
From: YIM, CHOONG BIN
To: STATS CHIPPAC LTD.
Reel/Frame 021318/0420 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2006
From: YIM, CHOONG BIN
To: STATS CHIPPAC LTD.
Reel/Frame 017003/0264 →