IP Library Granted Patent US 8,816,487
Granted Patent B2
US 8,816,487 · App. 12/404,279 · Granted Aug 26, 2014

Integrated circuit packaging system with package-in-package and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,816,487
App. No.
12/404,279
Granted
Aug 26, 2014
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a package substrate, having a component side and a system side; mounting a first integrated circuit die on the component side of the package substrate; mounting a second integrated circuit die on the component side of the package substrate; mounting an internal package, having an internal die, over the first integrated circuit die; coupling chip interconnects between the first integrated circuit die, the second integrated circuit die, the internal die, the component side, or a combination thereof, and forming a stacked package body by encapsulating the component side, the first integrated circuit die, the second integrated circuit die, the internal package, and the chip interconnects.

Claims (62)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a package substrate, having a component side and a system side;

mounting an integrated circuit die on the component side of the package substrate;

mounting a yet another integrated circuit die on the package substrate, the yet another integrated circuit die having the same size as the another integrated circuit die;

mounting an another integrated circuit die on the component side of the package substrate over the yet another integrated circuit die;

mounting an internal package with a wire in film adhesive over the integrated circuit die horizontally adjacent the another integrated circuit die, the internal package having an internal die, an internal package body, an internal package substrate having internal package contacts, and a further integrated circuit die on the internal package contacts, the internal package substrate coupled to the integrated circuit die, the another integrated circuit die, the further integrated circuit die, the internal die, the component side, or a combination thereof;

coupling a chip interconnect directly connected to the another integrated circuit die and the internal package;

coupling another chip interconnect directly connected to the internal package and the package substrate; and

forming a stacked package body by fully encapsulating the component side, the integrated circuit die, the another integrated circuit die, the internal package, the chip interconnect, and the internal package contacts.

2. The method as claimed in claim 1 wherein mounting the internal package includes:

fabricating the internal package substrate for mounting the internal die; and

molding the internal package body on the internal die and the internal package substrate.

3. The method as claimed in claim 1 further comprising forming a gap, on the component side, by mounting the another integrated circuit die spaced away from the integrated circuit die.

4. The method as claimed in claim 1 wherein:

mounting the internal package includes mounting the further integrated circuit die to the package substrate; and

mounting the another integrated circuit die includes mounting the another integrated circuit die over the further integrated circuit die.

5. A method of manufacture of an integrated circuit packaging system comprising:

providing a package substrate, having a component side with component contacts and a system side with system contacts;

forming system interconnects on the system contacts including forming a signal connection between the system interconnects and the component contacts on the component side;

mounting an integrated circuit die on the component side of the package substrate including applying an adhesive or a sealant between the component side and the integrated circuit die;

mounting a yet another integrated circuit die on the package substrate, the yet another integrated circuit die having the same size as the another integrated circuit die;

mounting an another integrated circuit die on the component side of the package substrate over the yet another integrated circuit die;

mounting an internal package with a wire in film adhesive over the integrated circuit die horizontally adjacent the another integrated circuit die, the internal package having an internal die, an internal package body, an internal package substrate having internal package contacts, and a further integrated circuit die on the internal package contacts, the internal package substrate coupled to the integrated circuit die, the another integrated circuit die, the further integrated circuit die, the internal die, the component side, or a combination thereof, the internal package contacts on a side of the internal package exposed from the internal package body and opposite of the integrated circuit die including applying a wire in film adhesive or the adhesive between the internal package and the integrated circuit die;

coupling a chip interconnect directly connected to the another integrated circuit die and the internal package;

coupling another chip interconnect directly connected to the internal package and the package substrate; and

forming a stacked package body by fully encapsulating the component side, the integrated circuit die, the another integrated circuit die, the internal package, the chip interconnects and the internal package contacts.

6. The method as claimed in claim 5 wherein mounting the internal package includes:

fabricating the internal package substrate for mounting the internal die including forming the internal package contacts through the internal package substrate; and

molding the internal package body on the internal die and the internal package substrate.

7. The method as claimed in claim 5 further comprising forming a gap, on the component side, by mounting the another integrated circuit die spaced away from the integrated circuit die and forming a gap contact in the gap.

8. The method as claimed in claim 5 wherein:

mounting the internal package includes mounting the further integrated circuit die to the package substrate; and

the another integrated circuit die is a wire bond die coupled to the component contacts, the internal package, the integrated circuit die, the further integrated circuit die, or a combination thereof.

9. An integrated circuit packaging system comprising:

a package substrate, having a component side and a system side;

an integrated circuit die mounted on the component side of the package substrate;

an another integrated circuit die mounted over the component side of the package substrate;

a yet another integrated circuit die under the another integrated circuit die, the yet another integrated circuit die having the same size as the another integrated circuit die;

a wire in film adhesive on the integrated circuit die;

an internal package mounted with the wire in film adhesive over the integrated circuit die horizontally adjacent the another integrated circuit die, the internal package having an internal die, an internal package body, an internal package substrate having internal package contacts, and a further integrated circuit die on the internal package contacts, the internal package substrate coupled to the integrated circuit die, the another integrated circuit die, the further integrated circuit die, the internal die, the component side, or a combination thereof;

a chip interconnect directly connected to the another integrated circuit die and the internal package;

another chip interconnect directly connected to the internal package and the package substrate; and

a stacked package body fully encapsulating the component side, the integrated circuit die, the another integrated circuit die, the internal package, the chip interconnect, and the internal package contacts.

10. The system as claimed in claim 9 wherein the internal package mounted includes:

the internal package body molded on the internal die and the internal package substrate.

11. The system as claimed in claim 9 wherein:

the integrated circuit die is on the component side; and

the another integrated circuit die is positioned with a gap therebetween.

12. The system as claimed in claim 9 wherein:

the further integrated circuit die is mounted to the package substrate; and

the another integrated circuit die is over the further integrated circuit die.

13. The system as claimed in claim 9 wherein:

the package substrate includes component contacts on the component side and system contacts on the system side; and

further comprising:

system interconnects on the system contacts coupled to the component contacts; and

an adhesive or a sealant between the integrated circuit die and the component side.

14. The system as claimed in claim 13 wherein the internal package mounted includes:

the internal package contacts through the internal package substrate; and

the internal package body molded on the internal die and the internal package substrate.

15. The system as claimed in claim 13 wherein the integrated circuit die, on the component side, and the another integrated circuit die are positioned with a gap therebetween includes a gap contact in the gap.

16. The system as claimed in claim 13 wherein:

the another integrated circuit die is a wire bond die coupled to the component contacts, the internal package, the integrated circuit die, the further integrated circuit die, or a combination thereof.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0208. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0387 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0208 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2009
From: BAE, HYUNIL; KIM, YOUNGCHUL; LEE, MYUNG KIL
To: STATS CHIPPAC LTD.
Reel/Frame 022430/0762 →