IP Library Granted Patent US 9,355,962
Granted Patent B2
US 9,355,962 · App. 12/483,548 · Granted May 31, 2016

Integrated circuit package stacking system with redistribution and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,355,962
App. No.
12/483,548
Granted
May 31, 2016
Kind
B2
Abstract

A method of manufacture of an integrated circuit package stacking system including: forming a base frame includes: providing a support panel, and forming a coupling pad, a mounting pad, a base frame trace, a discrete component pad, or a combination thereof on the support panel; fabricating a package substrate; coupling an integrated circuit die to the package substrate; mounting the base frame over the integrated circuit die and the package substrate; and removing the support panel from the base frame.

Claims (35)

1. An integrated circuit package stacking system comprising:

a first package having:

a first substrate;

a first integrated circuit die coupled to the first substrate;

a molded package body on the first integrated circuit die;

a planar surface over the first integrated circuit die and the first substrate, the planar surface formed of the molded package body including a mounting pad, a coupling pad, and a base frame trace, a discrete component pad in the base frame trace, or a combination thereof exposed from within the molded package body;

a plurality of system interconnects mounted on the planar surface;

a second package having:

a second substrate having top contacts and bottom contacts connected by through vias;

a second integrated circuit die coupled to the top contacts of the second substrate;

wherein the second substrate is mounted over and coupled to the plurality of system interconnects; and

a third integrated circuit die electrically connected to the first integrated circuit die, the second integrated circuit die, and the system interconnects through the mounting pad, the base frame trace, the coupling pad, a conductive post, or a combination thereof in the first package, wherein an inactive side of the third integrated circuit die in direct contact with the bottom contacts of the second substrate.

2. The system as claimed in claim 1 further comprising a first adhesive between the first integrated circuit die and the first substrate, and a second adhesive between the planar surface and the third integrated circuit die.

3. The system as claimed in claim 1 wherein the molded package body is on the first substrate.

4. The system as claimed in claim 1 wherein the first package includes the conductive post on the first substrate or the first integrated circuit die.

5. An integrated circuit package stacking system comprising:

a first package having:

a first substrate;

a first integrated circuit die coupled to the first substrate;

a molded package body on the first integrated circuit die;

a planar surface over the first integrated circuit die and the first substrate, the planar surface formed of the molded package body including a mounting pad, a coupling pad, and a base frame trace, a discrete component pad in the base frame trace, or a combination thereof exposed from within the molded package body;

a plurality of system interconnects mounted on the planar surface;

a second package having:

a second substrate having top contacts and bottom contacts connected by through vias;

a second integrated circuit die coupled to the top contacts of the second substrate;

wherein the second substrate is mounted over and coupled to the plurality of system interconnects;

a third integrated circuit die electrically connected to the first integrated circuit die, the second integrated circuit die, and the system interconnects through the mounting pad, the base frame trace, the coupling pad, a conductive post, or a combination thereof in the first package, wherein an inactive side of the third integrated circuit die in direct contact with the bottom contacts of the second substrate;

contact pads and system contact pads on the first substrate;

chip interconnects coupled between the first integrated circuit die and the contact pads of the first substrate; and

wherein:

the coupling pad, the mounting pad, the base frame trace, the discrete component pad, or a combination thereof includes a conductive material patterned and suspended over the first integrated circuit die.

6. The system as claimed in claim 5 further comprising a first adhesive between the first integrated circuit die and the first substrate, and a second adhesive between the planar surface and the third integrated circuit die.

7. The system as claimed in claim 5 wherein the molded package body on the first substrate includes an epoxy molding compound on the first substrate, the first integrated circuit die, the chip interconnects, the conductive post, the coupling pads, the mounting pads, and the base frame traces, the discrete component pads, or a combination thereof.

8. The system as claimed in claim 5 wherein the first package includes the conductive post on the first substrate or the first integrated circuit die, to provide an electrical connection to the coupling pad the mounting pad, the base frame trace, the discrete component pad, or the combination thereof.

9. The system as claimed in claim 5 wherein the third integrated circuit die is electrically connected to the coupling pad, the mounting pad, or a combination thereof.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053476/0094 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 039514 FRAME: 0451. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 26, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 039980/0838 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME PREVIOUSLY RECORDED ON REEL 038378 FRAME 0442. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Jul 26, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 039514/0451 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0442 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2009
From: LEE, SEONGMIN; SONG, SUNGMIN; HA, JONG-WOO
To: STATS CHIPPAC LTD.
Reel/Frame 022852/0701 →