IP Library Granted Patent US 9,230,898
Granted Patent B2
US 9,230,898 · App. 12/542,097 · Granted Jan 5, 2016

Integrated circuit packaging system with package-on-package and method of manufacture thereof

Inventors: HanGil Shin (Seongnam-si, KR); DeokKyung Yang (Hanam-si, KR); Jong-Woo Ha (Seoul, KR)
Assignee: STATS ChipPAC Ltd.
H01L23/49827H01L23/49833H01L25/105H01L25/50H01L23/3128H01L24/48H01L25/0655H01L2224/16145H01L2224/16225H01L2224/32145H01L2224/32225H01L2224/48225H01L2224/48227H01L2224/73207H01L2224/73265H01L2225/06568H01L2225/1023H01L2225/1058H01L2225/1088H01L2924/10253H01L2924/15311H01L2924/1815H01L2924/18161H01L2924/30107H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,230,898
App. No.
12/542,097
Granted
Jan 5, 2016
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting a component over a side of the substrate; forming an interface module having a module via in any location for connectivity to the substrate; and mounting the entirety of the interface module over a portion of the side of the substrate next to the component.

Claims (37)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

mounting a component over a side of the substrate;

forming an interface module having a module via in any location for connectivity to the substrate; and

mounting the entirety of the interface module over a portion of the side of the substrate next to the component; and

molding an encapsulation over the substrate with the encapsulation having the interface module embedded therein, the encapsulation having a recess exposing the interface module.

2. The method as claimed in claim 1 wherein mounting the interface module includes connecting the interface module to the substrate.

3. The method as claimed in claim 1 further comprising mounting an additional interface module adjacent the component.

4. The method as claimed in claim 1 further comprising connecting a stack component to the interface module.

5. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

mounting a component over a side of the substrate;

forming an interface module having a module via in any location for connectivity to the substrate;

mounting the entirety of the interface module over a portion of the side of the substrate next to the component;

molding an encapsulation over the substrate with the encapsulation having the interface module embedded therein, the encapsulation having a recess exposing the interface module; and

mounting a stack component over the interface module and connected to the substrate by the interface module.

6. The method as claimed in claim 5 wherein mounting the stack component over the interface module includes attaching a module-to-package interconnect.

7. The method as claimed in claim 5 wherein forming the interface module includes forming the interface module having a through-silicon via.

8. The method as claimed in claim 5 wherein mounting the interface module includes forming the interface module with silicon.

9. The method as claimed in claim 5 wherein:

forming the interface module includes forming the interface module having an outer side; and

molding the encapsulation includes molding the encapsulation having a top portion above the outer side.

10. An integrated circuit packaging system comprising:

a substrate;

a component over a side of the substrate;

an interface module having a module via in any location for connectivity to the substrate, the entirety of the interface module over a portion of the side of the substrate next to the component; and

an encapsulation over the substrate with the encapsulation having the interface module embedded therein, the encapsulation having a recess exposing the interface module.

11. The system as claimed in claim 10 wherein the interface module is connected to the substrate.

12. The system as claimed in claim 10 further comprising an additional interface module adjacent the component.

13. The system as claimed in claim 10 further comprising a stack component connected to the interface module.

14. The system as claimed in claim 10 further comprising a stack component over the interface module and connected to the substrate by the interface module.

15. The system as claimed in claim 14 wherein the stack component over the interface module includes a module-to-package interconnect.

16. The system as claimed in claim 14 wherein the interface module includes a through-silicon via.

17. The system as claimed in claim 14 wherein the interface module is formed with silicon.

18. The system as claimed in claim 14 wherein:

the interface module includes an outer side; and

the encapsulation includes a top portion above the outer side.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053476/0094 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 039514 FRAME: 0451. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 26, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 039980/0838 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME PREVIOUSLY RECORDED ON REEL 038378 FRAME 0442. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Jul 26, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 039514/0451 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0442 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2009
From: SHIN, HANGIL; YANG, DEOKKYUNG; HA, JONG-WOO
To: STATS CHIPPAC LTD.
Reel/Frame 023270/0773 →
Continuity (1)
Related Publication 20110037157A1 · Feb 17, 2011