IP Library Granted Patent US 9,735,113
Granted Patent B2
US 9,735,113 · App. 12/786,008 · Granted Aug 15, 2017

Semiconductor device and method of forming ultra thin multi-die face-to-face WLCSP

Inventors: HeeJo Chi (Kyonggi-Do, KR); NamJu Cho (Gyeonggi-Do, KR); JunWoo Myung (Kyungsangnamdo, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/5389H01L21/4846H01L21/561H01L21/568H01L21/6835H01L23/49827H01L23/552H01L24/11H01L24/19H01L24/20H01L24/24H01L24/25H01L24/82H01L24/95H01L24/96H01L24/97H01L25/0657H05K1/185H01L23/3107H01L23/3128H01L23/3672H01L23/49816H01L24/05H01L24/13H01L24/16H01L24/29H01L24/32H01L24/48H01L24/73H01L24/81H01L2221/68327H01L2221/68359H01L2221/68363H01L2221/68372H01L2221/68381H01L2221/68386H01L2224/0401H01L2224/04042H01L2224/05611H01L2224/05624H01L2224/05639H01L2224/05644H01L2224/05647H01L2224/05655H01L2224/1132H01L2224/1134H01L2224/1145H01L2224/1184H01L2224/11334H01L2224/11462H01L2224/11464H01L2224/11849H01L2224/11901H01L2224/12105H01L2224/131H01L2224/13111H01L2224/13113H01L2224/13116H01L2224/13124H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/13155H01L2224/16145H01L2224/16225H01L2224/16227H01L2224/21H01L2224/211H01L2224/2101H01L2224/215H01L2224/2105H01L2224/22H01L2224/221H01L2224/2405H01L2224/245H01L2224/24011H01L2224/25171H01L2224/2919H01L2224/29144H01L2224/32145H01L2224/32225H01L2224/32245H01L2224/33181H01L2224/481H01L2224/4805H01L2224/48091H01L2224/48105H01L2224/48158H01L2224/48175H01L2224/48227H01L2224/48228H01L2224/48245H01L2224/48247H01L2224/73207H01L2224/73209H01L2224/73215H01L2224/73265H01L2224/81005H01L2224/81411H01L2224/81424H01L2224/81439H01L2224/81444H01L2224/81447H01L2224/81455H01L2224/81801H01L2224/82106H01L2224/8385H01L2224/95001H01L2224/97H01L2225/0651H01L2225/06513H01L2225/06517H01L2225/06537H01L2225/06568H01L2225/06589H01L2924/00014H01L2924/01004H01L2924/014H01L2924/01005H01L2924/01006H01L2924/01013H01L2924/01029H01L2924/01033H01L2924/01047H01L2924/01073H01L2924/01074H01L2924/01078H01L2924/01079H01L2924/01082H01L2924/01322H01L2924/09701H01L2924/12041H01L2924/1306H01L2924/13091H01L2924/15311H01L2924/181H01L2924/18161H01L2924/18162H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/19104H01L2924/19105H01L2924/3011H01L2924/3025H01L2924/3511H05K3/007H05K3/0052H05K3/426
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,735,113
App. No.
12/786,008
Granted
Aug 15, 2017
Kind
B2
Abstract

A semiconductor device has a first semiconductor die stacked over a second semiconductor die which is mounted to a temporary carrier. A plurality of bumps is formed over an active surface of the first semiconductor die around a perimeter of the second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and carrier. A plurality of conductive vias is formed through the encapsulant around the first and second semiconductor die. A portion of the encapsulant and a portion of a back surface of the first and second semiconductor die is removed. An interconnect structure is formed over the encapsulant and the back surface of the first or second semiconductor die. The interconnect structure is electrically connected to the conductive vias. The carrier is removed. A heat sink or shielding layer can be formed over the encapsulant and first semiconductor die.

Claims (18)

1. A method of making a semiconductor device, comprising:

providing a temporary carrier;

providing a plurality of first semiconductor die each including an active surface and back surface opposite the active surface;

mounting the back surfaces of the plurality of first semiconductor die to the temporary carrier;

mounting a plurality of second semiconductor die over the plurality of first semiconductor die with an active surface of each of the plurality of second semiconductor die oriented toward the respective active surfaces of the plurality of first semiconductor die;

forming a plurality of bumps over the active surfaces of the plurality of first semiconductor die around a respective perimeter of each of the plurality of second semiconductor die;

depositing an encapsulant over the plurality of first semiconductor die, the plurality of second semiconductor die, and the temporary carrier;

forming a plurality of conductive vias partially through the encapsulant around the plurality of first semiconductor die and the plurality of second semiconductor die;

removing a first portion of the encapsulant and the plurality of first semiconductor die to expose the conductive vias;

forming a first interconnect structure over the encapsulant and the back surfaces of the plurality of first semiconductor die, the interconnect structure being electrically connected to the conductive vias; and

removing the temporary carrier.

2. The method of claim 1 , further including removing a second portion of the encapsulant and a portion of a back surface of each of the plurality of second semiconductor die opposite the active surfaces.

3. The method of claim 1 , further including forming a conductive layer over the encapsulant and the back surfaces of the plurality of first semiconductor die, the conductive layer being electrically connected to the conductive vias.

4. The method of claim 1 , further including mounting a heat sink over the encapsulant and the back surfaces of the plurality of first semiconductor die or a back surface of the plurality of second semiconductor die.

5. The method of claim 1 , further including forming a shielding layer over the encapsulant and the back surfaces of the plurality of first semiconductor die or a back surface of the plurality of second semiconductor die.

6. The method of claim 1 , further including:

providing an electrical component; and

mounting the electrical component to the semiconductor device, the electrical component being electrically connected to the conductive vias.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 073833/0156 →
CHANGE OF NAME Recorded Oct 13, 2025
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 073061/0567 →
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053476/0094 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0427 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2010
From: CHI, HEEJO; CHO, NAMJU; MYUNG, JUNWOO
To: STATS CHIPPAC, LTD.
Reel/Frame 024431/0152 →
Continuity (1)
Related Publication 20110285007A1 · Nov 24, 2011