IP Library Granted Patent US 9,312,218
Granted Patent B2
US 9,312,218 · App. 13/106,591 · Granted Apr 12, 2016

Semiconductor device and method of forming leadframe with conductive bodies for vertical electrical interconnect of semiconductor die

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,312,218
App. No.
13/106,591
Granted
Apr 12, 2016
Kind
B2
Abstract

A semiconductor device has a semiconductor die mounted to a substrate. A leadframe has a base plate and integrated tie bars and conductive bodies. The tie bars include a down step with an angled surface and horizontal surface between the conductive bodies. The leadframe is mounted to the semiconductor die and substrate with the base plate disposed on a back surface of the semiconductor die and the conductive bodies disposed around the semiconductor die and electrically connected to the substrate. An encapsulant is deposited over the substrate and semiconductor die and into the down step of the tie bars. A conductive layer is formed over the conductive bodies to inhibit oxidation. The leadframe is singulated through the encapsulant in the down step and through the horizontal portion of the tie bars to electrically isolate the conductive bodies. A semiconductor package can be mounted to the substrate and semiconductor die.

Claims (55)

1. A method of making a semiconductor device, comprising:

providing a first substrate;

disposing a first semiconductor die over the first substrate;

providing a leadframe including a base plate and a plurality of tie bars and conductive bodies, the tie bars including a down step with a slanted surface and a horizontal surface between the conductive bodies;

disposing the leadframe over the first semiconductor die and first substrate with the base plate disposed over a non-active surface of the first semiconductor die and the conductive bodies disposed adjacent to the first semiconductor die and electrically connected to the first substrate;

depositing an encapsulant over the first substrate and around the first semiconductor die and into the down step of the tie bars; and

forming a recess in the encapsulant and extending through the tie bars to electrically isolate the conductive bodies from the base plate.

2. The method of claim 1 , further including forming the recess through the horizontal surface of the tie bars to electrically isolate the conductive bodies from the base plate.

3. The method of claim 1 , further including:

providing a second substrate;

disposing a second semiconductor die over the second substrate; and

disposing the second substrate and second semiconductor die over the first substrate and first semiconductor die.

4. The method of claim 3 , further including:

forming an interconnect structure over the second substrate; and

bonding the interconnect structure to the conductive bodies.

5. The method of claim 1 , further including forming a conductive layer over the conductive bodies.

6. The method of claim 1 , wherein the conductive bodies are offset within the tie bars.

7. A method of making a semiconductor device, comprising:

providing a first substrate;

disposing a first semiconductor die over the first substrate;

providing a leadframe including a plurality of tie bars and conductive bodies, the tie bars including a down step between the conductive bodies;

disposing the leadframe over the first semiconductor die and first substrate with the conductive bodies disposed adjacent to the first semiconductor die and electrically connected to the first substrate;

depositing an encapsulant over the first substrate and around the first semiconductor die and into the down step of the tie bars;

forming a recess partially through the encapsulant and through the tie bars to electrically isolate the conductive bodies; and

singulating through the leadframe with the recess remaining after singulation.

8. The method of claim 7 , wherein the down step of the tie bars includes an angled surface and horizontal surface.

9. The method of claim 7 , wherein the leadframe includes a base plate.

10. The method of claim 7 , further including:

providing a second substrate;

disposing a second semiconductor die over the second substrate; and

disposing the second substrate and second semiconductor die over the first substrate and first semiconductor die.

11. The method of claim 10 , further including:

forming an interconnect structure over the second substrate; and

bonding the interconnect structure to the conductive bodies.

12. The method of claim 7 , further including forming a conductive layer over the conductive bodies.

13. The method of claim 7 , wherein the conductive bodies are offset within the tie bars.

14. A method of making a semiconductor device, comprising:

providing a first semiconductor die;

providing a leadframe including a plurality of tie bars and conductive bodies;

disposing the leadframe over the first semiconductor die with the conductive bodies disposed adjacent to the first semiconductor die;

depositing an encapsulant over the first semiconductor die;

forming a recess in the encapsulant and extending through the tie bars; and

singulating through the encapsulant with the recess remaining after singulation.

15. The method of claim 14 , wherein the tie bars include a down step between the conductive bodies and the down step of the tie bars includes an angled surface and horizontal surface.

16. The method of claim 14 , wherein the leadframe includes a base plate.

17. The method of claim 14 , further including:

providing a first substrate;

disposing the first semiconductor die over the first substrate; and

disposing the leadframe over the first semiconductor die and first substrate.

18. The method of claim 17 , further including:

providing a second substrate;

disposing a second semiconductor die over the second substrate; and

disposing the second substrate and second semiconductor die over the first substrate and first semiconductor die.

19. The method of claim 14 , further including forming a conductive layer over the conductive bodies.

20. The method of claim 14 , further including planarizing the encapsulant to expose the conductive bodies from the encapsulant.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF RECEIVING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 38378 FRAME 427. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Jun 13, 2025
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 071549/0900 →
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053511/0298 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0427 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2011
From: CHOI, DAESIK; PARK, SOOSAN; SHIN, HANGIL
To: STATS CHIPPAC, LTD.
Reel/Frame 026270/0251 →