IP Library Granted Patent US 8,896,115
Granted Patent B2
US 8,896,115 · App. 13/438,463 · Granted Nov 25, 2014

Semiconductor device and method of forming shielding layer around back surface and sides of semiconductor wafer containing IPD structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,896,115
App. No.
13/438,463
Granted
Nov 25, 2014
Kind
B2
Abstract

A semiconductor wafer has an insulating layer over a first surface of the substrate. An IPD structure is formed over the insulating layer. The IPD structure includes a MIM capacitor and inductor. A conductive via is formed through a portion of the IPD structure and partially through the substrate. The conductive via can be formed in first and second portions. The first portion is formed partially through the substrate and second portion is formed through a portion of the IPD structure. A first via is formed through a second surface of the substrate to the conductive via. A shielding layer is formed over the second surface of the substrate wafer. The shielding layer extends into the first via to the conductive via. The shielding layer is electrically connected through the conductive via to an external ground point. The semiconductor wafer is singulated through the conductive via.

Claims (70)

1. A semiconductor device, comprising:

a substrate;

a first insulating layer formed over a first surface of the substrate;

an integrated passive device (IPD) structure formed over the substrate and first insulating layer;

a conductive via formed through the IPD structure and partially through the substrate;

a via formed through a second surface of the substrate opposite the first surface of the substrate and extending to the conductive via; and

a shielding layer formed over the second surface of the substrate and extending into the via to the conductive via.

2. The semiconductor device of claim 1 , wherein the IPD structure includes:

a first conductive layer formed over the first insulating layer;

a second insulating layer formed over the first conductive layer; and

a second conductive layer formed over the second insulating layer.

3. The semiconductor device of claim 2 , wherein the first conductive layer, second insulating layer, and second conductive layer constitute a metal-insulator-metal capacitor.

4. The semiconductor device of claim 2 , wherein the IPD structure further includes:

a third insulating layer formed over the second conductive layer and second insulating layer;

a third conductive layer formed over the second conductive layer; and

a fourth insulating layer formed over the third conductive layer and third insulating layer.

5. The semiconductor device of claim 4 , wherein the third conductive layer is wound to exhibit inductive properties.

6. The semiconductor device of claim 1 , wherein the shielding layer is electrically connected through the conductive via to a ground point.

7. A semiconductor device, comprising:

a substrate;

an integrated passive device (IPD) structure formed over a first surface of the substrate;

a first insulating layer formed over the first surface of the substrate;

a conductive via formed through the first insulating layer;

a via formed through a second surface of the substrate opposite the first surface of the substrate and extending to the conductive via; and

a shielding layer formed over the second surface of the substrate and extending into the via to the conductive via.

8. The semiconductor device of claim 7 , wherein the IPD structure includes:

a first conductive layer formed over the substrate;

a second insulating layer formed over the first conductive layer; and

a second conductive layer formed over the second insulating layer.

9. The semiconductor device of claim 8 , wherein the first conductive layer, second insulating layer, and second conductive layer constitute a metal-insulator-metal capacitor.

10. The semiconductor device of claim 8 , wherein the IPD structure further includes:

a third insulating layer formed over the second conductive layer and second insulating layer;

a third conductive layer formed over the second conductive layer; and

a fourth insulating layer formed over the third conductive layer and third insulating layer.

11. The semiconductor device of claim 10 , wherein the third conductive layer is wound to exhibit inductive properties.

12. The semiconductor device of claim 7 , wherein the shielding layer is electrically connected through the conductive via to a ground point.

13. The semiconductor device of claim 7 , further including a second insulating layer formed over the first surface of the substrate.

14. A semiconductor device, comprising:

a substrate;

a conductive via formed partially through a first surface of the substrate;

an integrated passive device (IPD) structure formed over the first surface of the substrate;

a via formed through a second surface of the substrate opposite the first surface of the substrate and extending to the conductive via; and

a shielding layer formed over the second surface of the substrate and extending into the via to the conductive via.

15. The semiconductor device of claim 14 , wherein the IPD structure includes:

a first conductive layer formed over the substrate;

a first insulating layer formed over the first conductive layer; and

a second conductive layer formed over the first insulating layer.

16. The semiconductor device of claim 15 , wherein the first conductive layer, first insulating layer, and second conductive layer constitute a metal-insulator-metal capacitor.

17. The semiconductor device of claim 15 , wherein the IPD structure further includes:

a second insulating layer formed over the second conductive layer and first insulating layer;

a third conductive layer formed over the second conductive layer; and

a third insulating layer formed over the third conductive layer and second insulating layer.

18. The semiconductor device of claim 17 , wherein the third conductive layer is wound to exhibit inductive properties.

19. The semiconductor device of claim 14 , wherein the shielding layer is electrically connected through the conductive via to the IPD structure.

20. The semiconductor device of claim 14 , further including an insulating layer formed over the first surface of the substrate.

21. A semiconductor device, comprising:

a substrate;

an integrated passive device (IPD) structure formed over a first surface of the substrate;

a via formed through a second surface of the substrate opposite the first surface of the substrate; and

a shielding layer formed over the second surface of the substrate and extending into the via.

22. The semiconductor device of claim 21 , wherein the IPD structure includes:

a first conductive layer formed over the substrate;

a first insulating layer formed over the first conductive layer; and

a second conductive layer formed over the first insulating layer.

23. The semiconductor device of claim 22 , wherein the IPD structure further includes:

a second insulating layer formed over the second conductive layer and first insulating layer;

a third conductive layer formed over the second conductive layer; and

a third insulating layer formed over the third conductive layer and second insulating layer.

24. The semiconductor device of claim 23 , wherein the third conductive layer is wound to exhibit inductive properties.

25. The semiconductor device of claim 21 , wherein the shielding layer is electrically connected to the IPD structure.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THE ASSIGNEE'S NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064805/0735 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0161 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0360 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →