IP Library Granted Patent US 9,064,876
Granted Patent B2
US 9,064,876 · App. 13/566,287 · Granted Jun 23, 2015

Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP

Inventors: Reza A. Pagaila (Singapore, SG); Heap Hoe Kuan (Singapore, SG); Dioscoro A. Merilo (Singapore, SG)
Assignee: STATS ChipPAC, Ltd.
H01L23/5384H01L23/5385H01L23/13H01L23/3128H01L23/481H01L23/49816H01L23/5389H01L24/73H01L25/0657H01L2224/73257H01L2225/0651H01L2225/06527H01L2225/06541H01L2924/01013H01L2924/01029H01L2924/01032H01L2924/01033H01L2924/01049H01L2924/01073H01L2924/01078H01L2924/01079H01L2924/01082H01L2924/12044H01L2924/13091H01L2924/1433H01L2924/19041H01L2924/01005H01L2924/01006H01L2924/01047H01L2924/01074H01L2924/01322H01L2924/014H01L2924/10329H01L2224/14181H01L2224/16145H01L2224/16245H01L2224/32145H01L2224/48227H01L2224/73204H01L2224/73253H01L2924/15151H01L2924/18165H01L2924/19107H01L2224/85005H01L2924/12041H01L2924/1306
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,064,876
App. No.
13/566,287
Granted
Jun 23, 2015
Kind
B2
Abstract

A semiconductor device has a substrate with a cavity formed through first and second surfaces of the substrate. A conductive TSV is formed through a first semiconductor die, which is mounted in the cavity. The first semiconductor die may extend above the cavity. An encapsulant is deposited over the substrate and a first surface of the first semiconductor die. A portion of the encapsulant is removed from the first surface of the first semiconductor die to expose the conductive TSV. A second semiconductor die is mounted to the first surface of the first semiconductor die. The second semiconductor die is electrically connected to the conductive TSV. An interposer is disposed between the first semiconductor die and second semiconductor die. A third semiconductor die is mounted over a second surface of the first semiconductor die. A heat sink is formed over a surface of the third semiconductor die.

Claims (41)

1. A method of making a semiconductor device, comprising:

providing a first substrate including a cavity formed in the first substrate;

providing a second substrate including a conductive via formed through the second substrate;

disposing the second substrate at least partially within the cavity of the first substrate;

depositing an encapsulant over the first substrate and second substrate;

forming a notch in the encapsulant over the second substrate; and

disposing a first semiconductor die at least partially within the notch over a first surface of the second substrate and electrically connected to the conductive via to reduce a height of the semiconductor device.

2. The method of claim 1 , further including disposing a second semiconductor die over a second surface of the second substrate opposite the first surface of the second substrate and electrically connected to the first semiconductor die through the conductive via in the second substrate.

3. The method of claim 1 , further including:

forming a conductive layer on the first substrate; and

forming a bond wire between the conductive layer and conductive via.

4. The method of claim 1 , wherein the second substrate includes a second semiconductor die or interposer.

5. The method of claim 1 , further including disposing a second semiconductor die over the first semiconductor die.

6. The method of claim 1 , further including forming an interconnect structure over the first substrate.

7. A method of making a semiconductor device, comprising:

providing a first substrate including a cavity formed in the first substrate;

providing a second substrate including a first conductive via formed through the second substrate;

disposing the second substrate at least partially within the cavity of the first substrate;

depositing a first encapsulant over the first substrate and second substrate; and

disposing a first semiconductor die over a first surface of the second substrate electrically connected to the first conductive via.

8. The method of claim 7 , further including:

forming a notch in the first encapsulant over the second substrate; and

disposing the first semiconductor die at least partially within the notch over the first surface of the second substrate.

9. The method of claim 8 , further including depositing a second encapsulant within the notch.

10. The method of claim 7 , further including disposing a second semiconductor die over a second surface of the second substrate opposite the first surface of the second substrate and electrically connected to the first semiconductor die through the first conductive via in the second substrate.

11. The method of claim 7 , further including forming a second conductive via through the first semiconductor die.

12. The method of claim 11 , further including disposing a second semiconductor die over the first semiconductor die electrically connected to the second conductive via.

13. The method of claim 7 , further including:

forming an interconnect structure through the encapsulant over the second substrate; and

electrically connecting the first semiconductor die to the interconnect structure.

14. A semiconductor device, comprising:

a first substrate including a cavity formed from a surface of the first substrate through the first substrate;

a second substrate including a conductive via formed through the second substrate, the second substrate being disposed within the cavity of the first substrate;

an encapsulant deposited over the first substrate and second substrate; and

a first semiconductor die disposed over a first surface of the second substrate electrically connected to the conductive via.

15. The semiconductor device of claim 14 , further including a notch formed in the encapsulant over the second substrate, wherein the first semiconductor die is disposed at least partially within the notch over the first surface of the second substrate.

16. The semiconductor device of claim 14 , further including a second semiconductor die disposed over a second surface of the second substrate opposite the first surface of the second substrate and electrically connected to the first semiconductor die through the conductive via in the second substrate.

17. The semiconductor device of claim 14 , further including:

a conductive layer formed on the first substrate; and

a bond wire formed between the conductive layer and conductive via.

18. The semiconductor device of claim 14 , further including a second semiconductor die disposed over the first semiconductor die.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053511/0298 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0427 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0352 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (2)
Continuation 12533943 · Jul 31, 2009
Related Publication 20120292785A1 · Nov 22, 2012