IP Library Granted Patent US 8,193,035
Granted Patent B2
US 8,193,035 · App. 12/731,354 · Granted Jun 5, 2012

Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud bumps

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,193,035
App. No.
12/731,354
Granted
Jun 5, 2012
Kind
B2
Abstract

A semiconductor device is made by providing a semiconductor die having bond pads formed on a surface of the semiconductor die, forming a UBM over the bond pads of the semiconductor die, forming a fusible layer over the UBM, providing a substrate having bond pads formed on a surface of the substrate, and forming a plurality of stud bumps containing non-fusible material over the bond pads on the substrate. Each stud bump includes a wire having a first end attached to the bond pad of the substrate and second end of uniform height. The method further includes electrically connecting the second end of the wire for each stud bump to the bond pads of the semiconductor die by reflowing the fusible layer or applying thermal compression bonding, depositing an underfill material between the semiconductor die and substrate, and depositing an encapsulant over the semiconductor die and substrate.

Claims (58)

1. A method of making a semiconductor device, comprising:

providing a semiconductor die having a plurality of bond pads formed on a surface of the semiconductor die;

forming an under bump metallization (UBM) over the bond pads of the semiconductor die;

forming a fusible layer over the UBM;

providing a substrate having a plurality of traces formed on a surface of the substrate; forming a plurality of stud bumps containing non-fusible material over the traces on the substrate, each stud bump including a wire having a base contacting first and second side surfaces of the traces and a tip of uniform height opposite the base; and

electrically connecting the tip of the wire to the bond pad of the semiconductor die by reflowing the fusible layer or applying thermal compression bonding such that the fusible layer contacts the tip while leaving exposed an intermediate portion of the wire between the tip and base.

2. The method of claim 1 , wherein the fusible layer includes tin or tin alloy.

3. The method of claim 1 , wherein forming the UBM includes:

forming an adhesion layer over the bond pads on the semiconductor die;

forming a barrier layer over the adhesion layer; and

forming a wettable layer over the barrier layer.

4. The method of claim 1 , further including:

depositing an underfill material between the semiconductor die and substrate; and

depositing an encapsulant over the semiconductor die and substrate.

5. A method of making a semiconductor device, comprising:

providing a semiconductor die having a plurality of bond pads formed on a surface of the semiconductor die;

forming a fusible layer over the surface of the semiconductor die; providing a substrate having a plurality of traces formed on a surface of the substrate; forming a plurality of electrical interconnects containing non-fusible material contacting first and second side surfaces of the traces on the substrate, the electrical interconnects each including a wire having a base and a tip of uniform height opposite the base; and

electrically connecting the tip of the wire to the bond pad of the semiconductor die such that the fusible layer contacts the tip while leaving exposed an intermediate portion of the wire between the tip and base.

6. The method of claim 5 , further including cutting and flattening the tip of the wire by mechanical pressure to the uniform height.

7. The method of claim 5 , further including electrically connecting the tip of the wire to the bond pad of the semiconductor die by reflowing the fusible layer or applying thermal compression bonding.

8. The method of claim 5 , wherein the fusible layer includes tin or tin alloy.

9. The method of claim 5 , further including forming an under bump metallization (UBM) between the fusible layer and bond pads of the semiconductor die.

10. The method of claim 9 , wherein forming the UBM includes:

forming an adhesion layer over the bond pads on the semiconductor die;

forming a barrier layer over the adhesion layer; and

forming a wettable layer over the barrier layer.

11. The method of claim 5 , further including depositing an underfill material between the semiconductor die and substrate.

12. The method of claim 5 , further including depositing an encapsulant over the semiconductor die and substrate.

13. A method of making a semiconductor device, comprising:

providing a semiconductor die having a plurality of bond pads formed on a surface of the semiconductor die;

forming an under bump metallization (UBM) over the bond pads of the semiconductor die;

forming a fusible layer over the UBM;

providing a substrate having a plurality of traces formed on a surface of the substrate; forming a plurality of stud bumps containing non-fusible material contacting first and second side surfaces of the traces; and

electrically connecting the stud bumps to the bond pads of the semiconductor die.

14. The method of claim 13 , wherein the stud bumps each include a wire having a base formed over first and second side surfaces of the traces and a tip of uniform height opposite the base electrically connected to the bond pad of the semiconductor die.

15. The method of claim 14 , further including electrically connecting the tip of the wire to the bond pad of the semiconductor die by reflowing the fusible layer or applying thermal compression bonding.

16. The method of claim 13 , wherein the fusible layer includes tin or tin alloy.

17. The method of claim 13 , wherein forming the UBM includes:

forming an adhesion layer over the bond pads on the semiconductor die;

forming a barrier layer over the adhesion layer; and

forming a wettable layer over the barrier layer.

18. The method of claim 13 , further including depositing an underfill material between the semiconductor die and substrate.

19. The method of claim 13 , further including depositing an encapsulant over the semiconductor die and substrate.

20. A method of making a semiconductor device, comprising:

providing a semiconductor die having a plurality of bond pads formed on a surface of the semiconductor die;

forming a fusible layer over the surface of the semiconductor die;

providing a substrate having a plurality of traces formed on a surface of the substrate; forming a plurality of electrical interconnects containing non-fusible material over the traces on the substrate, the electrical interconnects including a wire having a base contacting first and second side surfaces of the traces and a tip of uniform height opposite the base; and

electrically connecting the tip of the wire to the bond pad of the semiconductor die.

21. The method of claim 20 , wherein the fusible layer includes tin or tin alloy.

22. The method of claim 20 , further including forming an under bump metallization (UBM) between the fusible layer and bond pads of the semiconductor die.

23. The method of claim 22 , wherein forming the UBM includes:

forming an adhesion layer over the bond pads on the semiconductor die;

forming a barrier layer over the adhesion layer; and

forming a wettable layer over the barrier layer.

24. The method of claim 20 , further including:

depositing an underfill material between the semiconductor die and substrate; and

depositing an encapsulant over the semiconductor die and substrate.

25. The method of claim 1 , further including cutting and flattening the tip of the wire by mechanical pressure to the uniform height.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038388 FRAME: 0036. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064834/0911 →
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064836/0363 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38388 FRAME: 0036 Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0885 →
RELEASE OF SECURITY INTEREST Recorded Jun 8, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052864/0057 →
CHANGE OF NAME Recorded Apr 8, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038388/0036 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0352 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →