IP Library Granted Patent US 8,232,141
Granted Patent B2
US 8,232,141 · App. 13/080,070 · Granted Jul 31, 2012

Integrated circuit packaging system with conductive pillars and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,232,141
App. No.
13/080,070
Granted
Jul 31, 2012
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a substrate; forming a conductive pillar, having substantially parallel vertical sides, in direct contact with the substrate; mounting an integrated circuit to the substrate beside a conductive pillar location; and encapsulating the integrated circuit with an encapsulation having a top surface formed for the conductive pillar to extend beyond.

Claims (36)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

forming a conductive pillar, having substantially parallel vertical sides, in direct contact with the substrate;

mounting an integrated circuit to the substrate beside a conductive pillar location;

encapsulating the integrated circuit includes forming the encapsulation around the conductive pillar and leaving side portions of the conductive pillar exposed above the top surface of the encapsulation;

attaching an external interconnect below the substrate;

mounting a stencil to the top surface of the encapsulation having a via corresponding to the conductive pillar, or to an external package having the via corresponding to a substrate port of the external package;

depositing solder paste in the via and on the conductive pillar, or on the substrate port;

removing the stencil;

connecting the external package to the conductive pillar; and

reflowing the solder paste.

2. The method as claimed in claim 1 wherein:

connecting the external package includes making direct contact between the external package and the conductive pillar.

3. The method as claimed in claim 1 further comprising:

spreading the solder paste across a top surface of the stencil with an edged tool.

4. An integrated circuit packaging system comprising:

a substrate;

a conductive pillar, having substantially parallel vertical sides, in direct contact with the substrate;

an integrated circuit mounted to the substrate beside the conductive pillar;

an encapsulation encapsulating the integrated circuit, and the conductive pillar extends from the substrate through the encapsulation and extends beyond a top surface of the encapsulation;

an external interconnect attached below the substrate; and

an external package connected to the conductive pillar, the external package includes substrate ports which expose substrate connection points electrically connected to the conductive pillars.

5. The system as claimed in claim 4 wherein:

the encapsulation includes characteristics of etching or drilling through the encapsulation to form a via.

6. The system as claimed in claim 4 wherein:

the encapsulation includes characteristics of forming the encapsulation around the conductive pillar.

7. The system as claimed in claim 4 wherein:

the integrated circuit is a flip-chip or a wire-bonded die.

8. The system as claimed in claim 4 further comprising:

a solder paste deposited atop the conductive pillar.

9. The system as claimed in claim 4 wherein:

the external package makes direct contact with the conductive pillar.

10. The system as claimed in claim 4 wherein:

the external package is connected to the conductive pillar with a solder joint.

11. The system as claimed in claim 4 wherein:

the external package includes an external-package-integrated-circuit connected to an external-package-substrate with external-package-interconnects.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038388 FRAME: 0036. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064834/0911 →
CORRECTIVE ASSIGNMENT TO CORRECT A TYPOGRAPHICAL ERROR ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0885. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Sep 7, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064836/0363 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38388 FRAME: 0036 Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0885 →
RELEASE OF SECURITY INTEREST Recorded Jun 8, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052864/0057 →
CHANGE OF NAME Recorded Apr 8, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038388/0036 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →