IP Library Granted Patent US 9,048,306
Granted Patent B2
US 9,048,306 · App. 13/420,400 · Granted Jun 2, 2015

Semiconductor device and method of forming open cavity in TSV interposer to contain semiconductor die in WLCSMP

Inventors: HeeJo Chi (Kyoungki-do, KR); NamJu Cho (Gyeonggi-do, KR); HanGil Shin (Gyeonggi-do, KR)
Assignee: STATS ChipPAC, Ltd.
H01L21/78H01L21/6835H01L21/6836H01L23/49816H01L23/49827H01L23/5389H01L23/552H01L24/16H01L24/29H01L24/32H01L24/81H01L24/83H01L24/92H01L24/94H01L24/97H01L25/0657H01L25/18H01L25/50H01L2221/68345H01L2224/11003H01L2224/16145H01L2224/48157H01L2224/48158H01L2224/4816H01L2224/81001H01L2224/812H01L2224/81801H01L2224/97H01L2225/06513H01L2225/06517H01L2225/06541H01L2225/06575H01L2225/06582H01L2924/01004H01L2924/01013H01L2924/01029H01L2924/01032H01L2924/01047H01L2924/01049H01L2924/01073H01L2924/01078H01L2924/01079H01L2924/01082H01L2924/09701H01L2924/12044H01L2924/19041H01L2924/19105H01L2924/30105H01L2924/3025H01L24/48H01L2924/01006H01L2924/0105H01L2924/01074H01L2924/01322H01L2924/014H01L2924/10329H01L2924/13091H01L2224/73265H01L2924/12041H01L23/49811H01L2224/16225H01L2924/18161H01L2224/48091H01L2924/15311H01L2224/83H01L2924/1306
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,048,306
App. No.
13/420,400
Granted
Jun 2, 2015
Kind
B2
Abstract

A semiconductor device is made by mounting a semiconductor wafer to a temporary carrier. A plurality of TSV is formed through the wafer. A cavity is formed partially through the wafer. A first semiconductor die is mounted to a second semiconductor die. The first and second die are mounted to the wafer such that the first die is disposed over the wafer and electrically connected to the TSV and the second die is disposed within the cavity. An encapsulant is deposited over the wafer and first and second die. A portion of the encapsulant is removed to expose a first surface of the first die. A portion of the wafer is removed to expose the TSV and a surface of the second die. The remaining portion of the wafer operates as a TSV interposer for the first and second die. An interconnect structure is formed over the TSV interposer.

Claims (13)

1. A semiconductor device, comprising:

a first substrate including a plurality of conductive vias formed through a surface of the first substrate and a cavity formed partially but not completely through the first substrate;

a second substrate disposed within the cavity;

a first semiconductor die mounted to a surface of the second substrate and to the first substrate;

a first interconnect structure formed on a first surface of the first semiconductor die and contacting the second substrate and first semiconductor die; and

an encapsulant deposited over the surface of the first substrate and first semiconductor die with a second surface of the first semiconductor die coplanar with a surface of the encapsulant and with a trench of the first substrate adjacent to the cavity completely occupied by the encapsulant.

2. The semiconductor device of claim 1 , wherein the conductive vias are exposed from the first substrate.

3. The semiconductor device of claim 1 , further including a second interconnect structure formed over the first semiconductor die and encapsulant.

4. The semiconductor device of claim 1 , further including a heat sink or shielding layer formed over the first semiconductor die.

5. The semiconductor device of claim 1 , further including a second interconnect structure formed through the encapsulant around the first semiconductor die.

6. The semiconductor device of claim 1 , wherein the second substrate includes a second semiconductor die.

7. The semiconductor device of claim 1 , further including a passive device mounted to the first substrate.

8. The semiconductor device of claim 1 , wherein the first substrate, second substrate, and first semiconductor die include matching coefficients of thermal expansion (CTE) to reduce warpage of the semiconductor device.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052938/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0360 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0427 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (2)
Division 12565380 · Sep 23, 2009
Related Publication 20120168916A1 · Jul 5, 2012