IP Library Granted Patent US 8,901,755
Granted Patent B2
US 8,901,755 · App. 13/425,349 · Granted Dec 2, 2014

Semiconductor device and method of forming conductive layer over metal substrate for electrical interconnect of semiconductor die

Inventors: HeeJo Chi (Kyoungki-do, KR); Namju Cho (Gyeonggi-do, KR); HanGil Shin (Gyeonggi-do, KR)
Assignee: STATS ChipPAC, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,901,755
App. No.
13/425,349
Granted
Dec 2, 2014
Kind
B2
Abstract

A semiconductor device has a substrate with a cavity. A conductive layer is formed within the cavity and over the substrate outside the cavity. A plurality of indentations can be formed in a surface of the substrate opposite the cavity for stress relief. A first semiconductor die is mounted within the cavity. A plurality of conductive vias can be formed through the first semiconductor die. An insulating layer is disposed between the first semiconductor die and substrate with the first conductive layer embedded within the first insulating layer. An encapsulant is deposited over the first semiconductor die and substrate. An interconnect structure is formed over the encapsulant. The interconnect structure is electrically connected to the first semiconductor die and first conductive layer. The substrate is removed to expose the first conductive layer. A second semiconductor die is mounted to the conductive layer over the first semiconductor die.

Claims (54)

1. A method of making a semiconductor device, comprising:

providing a substrate including a cavity;

forming a contact pad within the cavity;

disposing a first semiconductor die within the cavity with the contact pad between the semiconductor die and substrate;

disposing a first insulating layer between the first semiconductor die and substrate and covering the contact pad;

depositing an encapsulant over the first semiconductor die and substrate;

forming an interconnect structure over the encapsulant and electrically connected to the first semiconductor die and contact pad; and

removing the substrate to expose the contact pad from the first insulating layer for electrical interconnect.

2. The method of claim 1 , further including forming a plurality of indentations in a surface of the substrate opposite the cavity.

3. The method of claim 1 , wherein forming the interconnect structure includes:

forming a conductive layer; and

forming a second insulating layer over the conductive layer.

4. The method of claim 1 , further including forming a plurality of conductive vias through the first semiconductor die.

5. The method of claim 1 , further including disposing a second semiconductor die over the contact pad opposite the first semiconductor die.

6. The method of claim 1 , further including removing a portion of the encapsulant by direct laser ablation to expose the first semiconductor die.

7. A method of making a semiconductor device, comprising:

providing a substrate including a cavity;

forming a contact pad within the cavity;

disposing a first semiconductor die within the cavity with the contact pad between the semiconductor die and substrate;

depositing an encapsulant over the first semiconductor die and substrate;

forming an interconnect structure over the encapsulant and electrically connected to the first semiconductor die and contact pad; and

removing the substrate to expose the contact pad.

8. The method of claim 7 , further including disposing an insulating layer between the first semiconductor die and substrate with the contact pad embedded within the insulating layer.

9. The method of claim 7 , further including forming an indentation in a surface of the substrate opposite the cavity.

10. The method of claim 7 , further including forming a conductive via through the first semiconductor die.

11. The method of claim 7 , further including disposing a second semiconductor die over the contact pad opposite the first semiconductor die.

12. The method of claim 7 , wherein forming the interconnect structure includes:

forming a conductive layer; and

forming an insulating layer over the conductive layer.

13. The method of claim 7 , further including removing a portion of the encapsulant by direct laser ablation to expose the first semiconductor die.

14. A method of making a semiconductor device, comprising:

providing a substrate including a cavity;

forming a first conductive layer including a conductive trace and contact pad within the cavity of the substrate;

disposing a first semiconductor die within the cavity over the first conductive layer;

forming an interconnect structure over the first semiconductor die; and

removing the substrate to expose the first conductive layer for electrical interconnect.

15. The method of claim 14 , further including depositing an encapsulant over the first semiconductor die and substrate.

16. The method of claim 14 , further including disposing an insulating layer between the first semiconductor die and substrate with the first conductive layer embedded within the insulating layer.

17. The method of claim 14 , further including forming an indentation in a surface of the substrate.

18. The method of claim 14 , further including forming a conductive via through the first semiconductor die.

19. The method of claim 14 , further including disposing a second semiconductor die over the conductive layer opposite the first semiconductor die.

20. A semiconductor device, comprising:

a substrate including an opening in the substrate;

a first conductive layer including a conductive trace and contact pad formed over the substrate and into the opening in the substrate;

a first semiconductor die disposed within the opening in the substrate over the first conductive layer;

an encapsulant deposited over the first semiconductor die and substrate; and

an interconnect structure formed over the encapsulant and electrically connected to the first semiconductor die and first conductive layer.

21. The semiconductor device of claim 20 , further including an insulating layer disposed between the first semiconductor die and substrate with the first conductive layer embedded within the insulating layer.

22. The semiconductor device of claim 20 , further including a plurality of indentations formed in a surface of the substrate.

23. The semiconductor device of claim 20 , further including a conductive via formed through the first semiconductor die.

24. The semiconductor device of claim 20 , further including a second semiconductor die disposed over the first conductive layer opposite the first semiconductor die.

25. The semiconductor device of claim 20 , wherein the interconnect structure includes:

a second conductive layer; and

an insulating layer formed over the second conductive layer.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THE ASSIGNEE'S NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064805/0735 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052963/0546 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0161 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2012
From: CHI, HEEJO; CHO, NAMJU; SHIN, HANGIL
To: STATS CHIPPAC, LTD.
Reel/Frame 027897/0644 →
Continuity (1)
Related Publication 20130249104A1 · Sep 26, 2013