IP Library Granted Patent US 11,361,970
Granted Patent B2
US 11,361,970 · App. 16/861,810 · Granted Jun 14, 2022

Silicon-on-insulator die support structures and related methods

Inventors: Michael J. Seddon (Gilbert, AZ); Francis J. Carney (Mesa, AZ); Eiji Kurose (Oizumi-machi, JP); Chee Hiong Chew (Seremban, MY); Soon Wei Wang (Seremban, MY)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L21/302H01L21/48H01L21/561H01L21/565H01L21/78H01L23/12H01L23/3185H01L24/04H01L24/26H01L2224/94
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,361,970
App. No.
16/861,810
Granted
Jun 14, 2022
Kind
B2
Abstract

Implementations of a silicon-in-insulator (SOI) semiconductor die may include a first largest planar surface, a second largest planar surface and a thickness between the first largest planar surface and the second largest planar surface; and one of a permanent die support structure, a temporary die support structure, or any combination thereof coupled to one of the first largest planar surface, the second largest planar surface, the thickness, or any combination thereof. The first largest planar surface, the second largest planar surface, and the thickness may be included through a silicon layer coupled to a insulative layer.

Claims (20)

1. A method of making silicon-on-insulator (SOI) die, the method comprising:

forming a ring around a perimeter of a second side of a silicon substrate through backgrinding the second side of the substrate to a desired substrate thickness;

depositing an insulative layer onto the second side of the silicon substrate after backgrinding;

forming one of a permanent die support structure, a temporary die support structure, or any combination thereof directly on the insulative layer deposited on the second side of the substrate;

removing the ring around the perimeter of the second side of the silicon substrate; and

singulating the silicon substrate into a plurality of SOI die.

2. The method of claim 1 , further comprising forming a plurality of semiconductor devices on the first side of the silicon substrate, the first side opposite the second side of the silicon substrate.

3. The method of claim 1 , further comprising stress relief etching the second side of the silicon substrate.

4. The method of claim 1 , wherein the insulative layer is deposited using one of co-evaporation and co-sputtering.

5. The method of claim 4 , further comprising dissipating heat through a heat dissipation device during deposition of the insulative layer.

6. The method of claim 1 , wherein the method does not comprise implanting hydrogen.

7. A method of making silicon-on-insulator (SOI) die, the method comprising:

thinning a second side of a silicon substrate to a desired thickness;

depositing a conductive layer onto the second side of the silicon substrate;

depositing an insulative layer over the conductive layer;

forming one of a permanent die support structure, a temporary die support structure, or any combination thereof on the insulative layer; and

singulating the silicon substrate into a plurality of SOI die.

8. The method of claim 7 , further comprising patterning the conductive layer.

9. The method of claim 7 , wherein the conductive layer comprises titanium.

10. The method of claim 7 , wherein the insulative layer is deposited using one of co-evaporation and co-sputtering.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 053613, FRAME 0621 Recorded Aug 17, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064618/0942 →
SECURITY INTEREST Recorded Aug 27, 2020
From: FAIRCHILD SEMICONDUCTOR CORPORATION; SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 053613/0621 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2020
From: SEDDON, MICHAEL J.; CARNEY, FRANCIS J.; KUROSE, EIJI; CHEW, CHEE HIONG; WANG, SOON WEI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 052526/0479 →
Continuity (6)
Continuation In Part 16702958 · Dec 4, 2019
Continuation In Part 16395822 · Apr 26, 2019
Continuation In Part 15961642 · Apr 24, 2018
Division 15679661 · Aug 17, 2017
Continuation 15679664 · Aug 17, 2017
Related Publication 20200258751A1 · Aug 13, 2020