IP Library › Granted Patent US 12,484,291
Granted Patent B2
US 12,484,291 · App. 17/868,294 · Granted Nov 25, 2025

Semiconductor device and manufacturing method thereof

Inventors: Chun Chieh Wang (Kaohsiung, TW); Yueh-Ching Pai (Taichung, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H10D84/038H01L21/28088H10D30/024H10D30/0243H10D30/62H10D30/6219H10D30/6735H10D62/121H10D64/667H10D84/0177H10D84/0193H01L2221/1094
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,484,291
App. No.
17/868,294
Granted
Nov 25, 2025
Kind
B2
Abstract

In a method of manufacturing a semiconductor device, semiconductor layers, which are vertically arranged with a space between adjacent semiconductor layers, are provided over a substrate, an interfacial layer is formed around each of the semiconductor layers, a dielectric layer is formed on the interfacial layer around each of the semiconductor layers, a first conductive layer is formed on the dielectric layer, the first conductive layer is removed so that the dielectric layer is exposed, a second conductive layer is formed on the exposed dielectric layer so that the space between adjacent semiconductor layers is not fully filled by the second conductive layer, a third conductive layer is formed on the second conductive layer so that the space between adjacent semiconductor layers is filled by the third conductive layer, and the semiconductor layers are semiconductor wires or sheets.

Claims (60)

1 . A method of manufacturing a semiconductor device, comprising:

providing semiconductor layers, which are vertically arranged with a space between adjacent semiconductor layers, over a substrate;

forming a dielectric layer around each of the semiconductor layers;

forming a first conductive layer on the dielectric layer;

removing the first conductive layer so that the dielectric layer is exposed;

forming a second conductive layer on the exposed dielectric layer so that the space between adjacent semiconductor layers is not fully filled by the second conductive layer; and

forming a third conductive layer on the second conductive layer so that the space between adjacent semiconductor layers is filled by the third conductive layer,

wherein the semiconductor layers are semiconductor wires or sheets.

2 . The method of claim 1 , further comprising, between the forming the first conductive layer and the removing the first conductive layer:

trimming the first conductive layer so that the first conductive layer remains at the space between adjacent semiconductor layers and a part of the dielectric layer is exposed;

after the trimming, forming an additional conductive layer;

removing the additional conductive layer.

3 . The method of claim 2 , wherein the additional conductive layer is made of a same material as the first conductive layer.

4 . The method of claim 3 , wherein the first conductive layer and the additional conductive layer are made of TiN.

5 . The method of claim 2 , wherein the additional conductive layer is made by atomic layer deposition.

6 . The method of claim 1 , wherein the second conductive layer is made of TiAl or TiAlC.

7 . The method of claim 6 , wherein an aluminum concentration in the second conductive layer is in a range from 20 atomic % to 25 atomic %.

8 . The method of claim 7 , wherein a Ti concentration in the second conductive layer is in a range from 30 atomic % to 35 atomic %.

9 . The method of claim 8 , wherein the Ti concentration is smaller than the Al concentration.

10 . The method of claim 7 , wherein the second conductive layer is TiAlC, and a C concentration of the second conductive layer is in a range from 40 atomic % to 50 atomic %.

11 . The method of claim 1 , wherein the third conductive layer is made of TiN or TiSiN.

12 . The method of claim 1 , further comprising:

forming a fourth conductive layer on the third conductive layer; and

forming a fifth conductive layer on the fourth conductive layer,

wherein the fourth conductive layer is not disposed in the space between adjacent semiconductor layers.

13 . The method of claim 12 , wherein:

the semiconductor device is an n-type FET, and

the fourth conductive layer is made of TiN and the fifth conductive layer is made of TaN.

14 . The method of claim 1 , wherein:

the semiconductor device is a p-type FET, and

the second conductive layer is made of TiN and the third conductive layer is made of TaN.

15 . The method of claim 1 , wherein a thickness D of each of the semiconductor sheets and a width W of the semiconductor sheets satisfy 1<W/D≤10.

16 . A method of manufacturing a semiconductor device, comprising:

providing semiconductor layers, which are vertically arranged with a space between adjacent semiconductor layers, over a substrate;

forming a dielectric layer around each of the semiconductor layers;

forming a first conductive layer on the dielectric layer;

trimming the first conductive layer so that the first conductive layer remains at the space between adjacent semiconductor layers and a part of the dielectric layer is exposed;

after the trimming, forming an additional conductive layer;

removing at least the additional conductive layer so that the first conductive layer remains at the space between adjacent semiconductor layers and a part of the dielectric layer is exposed;

removing the first conductive layer so that the dielectric layer is exposed;

forming a second conductive layer on the exposed dielectric layer; and

forming a third conductive layer on the second conductive layer,

wherein the semiconductor layers are semiconductor wires or sheets.

17 . The method of claim 16 , wherein the additional conductive layer is made of a same material as the first conductive layer.

18 . The method of claim 17 , wherein the first conductive layer and the additional conductive layer are made of TiN.

19 . The method of claim 16 , wherein the additional conductive layer is made by atomic layer deposition.

20 . A method of manufacturing a semiconductor device, comprising:

providing semiconductor layers, which are vertically arranged with a space between adjacent semiconductor layers, over a substrate;

forming a dielectric layer around each of the semiconductor layers;

forming a first conductive layer on the dielectric layer;

trimming the first conductive layer so that the first conductive layer remains at the space between adjacent semiconductor layers and a part of the dielectric layer is exposed;

after the trimming, forming an additional conductive layer;

removing at least the additional conductive layer so that the first conductive layer remains at the space between adjacent semiconductor layers and a part of the dielectric layer is exposed;

removing the first conductive layer so that the dielectric layer is exposed;

forming a second conductive layer on the exposed dielectric layer;

forming a third conductive layer on the second conductive layer;

removing the third conductive layer, the second conductive layer and the remaining first conductive layer so that the dielectric layer is exposed;

forming a fourth conductive layer on the exposed dielectric layer; and

forming a fifth conductive layer on the second conductive layer,

wherein the semiconductor layers are semiconductor wires or sheets.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2022
From: WANG, CHUN CHIEH; PAI, YUEH-CHING
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 060551/0456 →
Continuity (3)
Division 16937732 · Jul 24, 2020
Provisional Application 62955804 · Dec 31, 2019
Related Publication 20220352035A1 · Nov 3, 2022
References Cited (40)
US 9761683B2 · Chou et al. · 2017 [cited by applicant]
US 10381272B1 · Sung · 2019 [cited by applicant]
US 10490559B1 · Ando et al. · 2019 [cited by applicant]
US 10510620B1 · Chanemougame et al. · 2019 [cited by applicant]
US 10763177B1 · Zhang et al. · 2020 [cited by applicant]
US 11133309B2 · Zhang et al. · 2021 [cited by applicant]
US 11177387B2 · Chen et al. · 2021 [cited by applicant]
US 11195763B2 · Chiang et al. · 2021 [cited by applicant]
US 11239084B2 · Colinge et al. · 2022 [cited by applicant]
US 11410889B2 · Wang · 2022 [cited by examiner]
US 20160254261A1 · Machkaoutsan et al. · 2016 [cited by applicant]
US 20170221889A1 · Dasgupta et al. · 2017 [cited by applicant]
US 20180226484A1 · Bao et al. · 2018 [cited by applicant]
US 20180315667A1 · Kwon et al. · 2018 [cited by applicant]
US 20190081152A1 · Suh et al. · 2019 [cited by applicant]
US 20190221433A1 · Raisanen et al. · 2019 [cited by applicant]
US 20190237336A1 · Wang et al. · 2019 [cited by applicant]
US 20190304848A1 · Cheng et al. · 2019 [cited by applicant]
US 20190312120A1 · Zhang et al. · 2019 [cited by applicant]
US 20190348530A1 · Ando et al. · 2019 [cited by applicant]
US 20190355851A1 · Seshadri et al. · 2019 [cited by applicant]
US 20190371903A1 · Bao et al. · 2019 [cited by applicant]
US 20190378906A1 · Loubet et al. · 2019 [cited by applicant]
US 20200006356A1 · Ando et al. · 2020 [cited by applicant]
US 20200083326A1 · Ok et al. · 2020 [cited by applicant]
US 20200312844A1 · Jeon et al. · 2020 [cited by applicant]
US 20200373300A1 · Zhang et al. · 2020 [cited by applicant]
US 20210013111A1 · Smith et al. · 2021 [cited by applicant]
US 20210066490A1 · Yang · 2021 [cited by examiner]
CN 102214785A · 2011 [cited by applicant]
CN 106158967A · 2016 [cited by applicant]
CN 107017205A · 2017 [cited by applicant]
CN 107068755A · 2017 [cited by applicant]
CN 109427905A · 2019 [cited by applicant]
KR 1020170041605A · 2017 [cited by applicant]
KR 1020190028061A · 2019 [cited by applicant]
KR 1020190031855A · 2019 [cited by applicant]
Notice of Allowance issued in corresponding Korean Application No. 10-2020-0146833, dated Nov. 14, 2022, with English translation. [cited by applicant]
Non-Final Office Action issued in U.S. Appl. No. 16/937,732, dated Nov. 26, 2021. [cited by applicant]
Notice of Allowance issued in U.S. Appl. No. 16/937,732, dated Mar. 22, 2022. [cited by applicant]