IP Library Granted Patent US 12,349,352
Granted Patent B2
US 12,349,352 · App. 18/060,732 · Granted Jul 1, 2025

Three-dimensional memory device including a dummy word line with tapered corner and method of making the same

Inventors: Nobuyuki Fujimura (Yokkaichi, JP); Takashi Kudo (Yokkaichi, JP); Shunsuke Takuma (Yokkaichi, JP); Satoshi Shimizu (Yokkaichi, JP)
Assignee: Sandisk Technologies, Inc.
H10B43/27H10B41/27
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,349,352
App. No.
18/060,732
Granted
Jul 1, 2025
Kind
B2
Abstract

A memory device includes at least one alternating stack of insulating layers and electrically conductive layers, a memory opening vertically extending through the at least one alternating stack, and a memory opening fill structure located in the memory opening and containing a vertical stack of memory elements and a vertical semiconductor channel. The memory opening fill structure includes a lateral protrusion having a tapered sidewall surface; and one of the electrically conductive layers is a taper-containing electrically conductive layer that is located at a level of the lateral protrusion of the memory opening fill structure.

Claims (18)

1. A memory device, comprising:

at least one alternating stack of insulating layers and electrically conductive layers;

a memory opening vertically extending through the at least one alternating stack; and

a memory opening fill structure located in the memory opening and comprising a vertical stack of memory elements and a vertical semiconductor channel,

wherein:

the memory opening fill structure comprises a lateral protrusion having a tapered sidewall surface; and

one of the electrically conductive layers of the at least one alternating stack comprises a taper-containing electrically conductive layer that is located at a level of the lateral protrusion of the memory opening fill structure;

wherein the taper-containing electrically conductive layer comprises a contoured sidewall having a tapered sidewall segment that is parallel to the tapered sidewall surface of the lateral protrusion;

wherein the tapered sidewall segment is an annular tapered sidewall segment having an inner periphery that is vertically offset from an outer periphery by a vertical offset distance;

wherein the contoured sidewall comprises a first vertical straight cylindrical sidewall segment that is adjoined to the outer periphery of the annular tapered sidewall segment; and

wherein the contoured sidewall further comprises a second vertical straight cylindrical sidewall segment that is adjoined to the inner periphery of the annular tapered sidewall segment.

2. A method of forming a memory device, comprising:

forming at least one alternating stack comprising insulating layers and sacrificial material layers, wherein one of the sacrificial material layers comprises a composite sacrificial material layer including a primary sacrificial material sublayer including a first sacrificial material and a secondary sacrificial material sublayer including a second sacrificial material that is different from the first sacrificial material;

forming a memory opening through the at least one alternating stack such that the composite sacrificial material layer comprises a recessed sidewall that is laterally recessed outward from a vertical axis passing through a geometrical center of a volume of the memory opening and has a tapered recessed surface segment;

forming a memory opening fill structure within the memory opening, wherein the memory opening fill structure comprises a vertical stack of memory elements and a vertical semiconductor channel, and comprises a lateral protrusion having a tapered sidewall surface that is parallel to the tapered recessed surface segment; and

replacing the sacrificial material layers with electrically conductive layers,

wherein one of the electrically conductive layers comprises a taper-containing electrically conductive layer that is formed in a volume from which the composite sacrificial material layer is removed; and

wherein the taper-containing electrically conductive layer comprises a dummy word line having a contoured sidewall having a tapered sidewall segment that is parallel to the tapered sidewall surface of the lateral protrusion.

Assignments (4)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2022
From: FUJIMURA, NOBUYUKI; KUDO, TAKASHI; TAKUMA, SHUNSUKE; SHIMIZU, SATOSHI
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 061942/0236 →
Continuity (2)
Continuation In Part 17715662 · Apr 7, 2022
Related Publication 20230328984A1 · Oct 12, 2023
References Cited (27)
US 9768192B1 · Nakamura · 2017 [cited by applicant]
US 9780034B1 · Tsutsumi et al. · 2017 [cited by applicant]
US 9991280B2 · Nakamura et al. · 2018 [cited by applicant]
US 10056399B2 · Costa et al. · 2018 [cited by applicant]
US 10242994B2 · Inomata et al. · 2019 [cited by applicant]
US 10256252B1 · Kanazawa · 2019 [cited by examiner]
US 10381434B1 · Pachamuthu et al. · 2019 [cited by applicant]
US 10475879B1 · Pachamuthu et al. · 2019 [cited by applicant]
US 10600802B2 · Nakamura et al. · 2020 [cited by applicant]
US 10658377B2 · Kubo et al. · 2020 [cited by applicant]
US 10748925B1 · Tsutsumi et al. · 2020 [cited by applicant]
US 10964715B2 · Kakazu et al. · 2021 [cited by applicant]
US 11296101B2 · Lee et al. · 2022 [cited by applicant]
US 20180331117A1 · Titus · 2018 [cited by examiner]
US 20200006373A1 · Kubo · 2020 [cited by examiner]
US 20200388631A1 · Bin · 2020 [cited by examiner]
US 20210151452A1 · Cheon · 2021 [cited by examiner]
US 20210159149A1 · Kitazawa et al. · 2021 [cited by applicant]
US 20210249261A1 · Hopkins · 2021 [cited by examiner]
US 20230011135A1 · Hopkins · 2023 [cited by examiner]
USPTO Office Communication, Non-Final Office Action for U.S. Appl. No. 17/715,662, mailed Oct. 17, 2024, 15 pages. [cited by applicant]
Endoh et al., “Novel Ultra High Density Memory with a Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell,” IEDM Proc. (2001) 33-36. [cited by applicant]
U.S. Appl. No. 17/166,357, filed Feb. 3, 2021, Sandisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/169,987, filed Feb. 8, 2021, Sandisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/189,153, filed Mar. 1, 2021, Sandisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/510,807, filed Oct. 26, 2021, Sandisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/715,662, filed Apr. 7, 2022, Sandisk Technologies LLC. [cited by applicant]
Cited By (1)
US 12,685,109