IP Library › Granted Patent US 12,706,146
Granted Patent B2
US 12,706,146 · App. 18/328,192 · Granted Aug 11, 2026

Nonvolatile memory device with reduced lateral charge

Inventors: Seyun Kim (Suwon-si, KR); Kyunghun Kim (Suwon-si, KR); Sunho Kim (Suwon-si, KR); Hyungyung Kim (Suwon-si, KR); Seungyeul Yang (Suwon-si, KR); Gukhyon Yon (Suwon-si, KR); Minhyun Lee (Suwon-si, KR); Joonsuk Lee (Suwon-si, KR); Seokhoon Choi (Suwon-si, KR); Hoseok Heo (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G11C16/0483H10B43/10H10B43/27H10B43/35H10D62/84H10D62/882
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,706,146
App. No.
18/328,192
Filed
Jun 2, 2023
Granted
Aug 11, 2026
Kind
B2
Art Unit
2812
USPC
257/314
Abstract

Provided is a nonvolatile memory device. The nonvolatile memory device includes: a channel layer; a plurality of gate electrodes and a plurality of insulating layers being spaced apart from the channel layer and being alternately arranged; a charge trap layer between the channel layer and a gate electrode, and a charge tunneling layer between the channel layer and the charge trap layer.

Claims (39)

1 . A nonvolatile memory device comprising:

a channel layer extending in a first direction;

a plurality of gate electrodes and a plurality of insulating layers that are spaced apart from the channel layer and being alternately arranged in the first direction;

a charge trap layer between the channel layer and the plurality of gate electrodes; and

a charge tunneling layer between the channel layer and the charge trap layer,

wherein the charge trap layer comprises a two-dimensional material, and the two-dimensional material comprises a crystalline structure having atoms arranged in an x-y plane that is inclined with respect to a surface of the channel layer.

2 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises a chalcogenide compound.

3 . The nonvolatile memory device of claim 2 , wherein a chemical formular of the chalcogenide compound is M 1 N x , the M is one of Ti, Hf, Zr, V, Nb, Ta, Mo, W, Tc, Re, Pd, Pt, Bi, Sb, La, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, and Lu, the N is one of S, Se, and Te, and the x is greater than or equal to 1 and less than or equal to 3.

4 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises a metal oxide.

5 . The nonvolatile memory device of claim 4 , wherein the metal oxide comprises at least one selected from the group including TiO x (1≤x≤2), MnO 2 , TiNbO 5 , Ti 2 NbO 7 , TiTaO 5 , Nb 3 O 8 , Nb 6 O 17 , TaO 3 , LaNb 2 O 7 , La 0.90 Eu 0.05 Nb 2 O 7 , Eu 0.56 Ta 2 O 7 , SrTa 2 O 7 , Bi 2 SrTa 2 O 9 , Ca 2 Nb 3 O 10 , Sr 2 Nb 3 O 10 , NaCaTa 3 O 10 , CaLaNb 2 TiO 10 , La 2 Ti 2 NbO 10 , Ba 5 Ta 4 O 15 , W 2 O 7 , RuO 2 , and Cs 4 W 11 O 36 .

6 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises graphene.

7 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises boron nitride.

8 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises at least one metal cation and at least one anion, and a ratio of a number of metal cations with respect to a number of anions at an interface of the charge trap layer is greater than a ratio of the number of the metal cations with respect to the number of anions in all of the charge trap layer.

9 . The nonvolatile memory device of claim 1 , wherein the charge trap layer defines a void region.

10 . The nonvolatile memory device of claim 1 , wherein the charge trap layer comprises silicon (Si).

11 . The nonvolatile memory device of claim 1 , wherein

the crystalline structure of the two-dimensional material comprises a plurality of atomic layers, and

a distance between adjacent atomic layers of the crystalline structure of the plurality of atomic layers is greater than or equal to 0.1 nm and less than or equal to 5 nm.

12 . The nonvolatile memory device of claim 1 , wherein the two-dimensional material comprises at least one metal atom, and the at least one metal atom is in contact with the charge tunneling layer.

13 . A nonvolatile memory device comprising:

a channel layer extending in a first direction;

a plurality of gate electrodes and a plurality of insulating lavers that are spaced apart from the channel layer and being alternately arranged in the first direction;

a charge trap layer between the channel layer and the plurality of gate electrodes; and

a charge tunneling layer between the channel layer and the charge trap layer,

wherein the charge trap layer comprises a two-dimensional material, and the two-dimensional material comprises a crystalline structure that is inclined with respect to the channel layer,

wherein the charge trap layer comprises a region having the crystalline structure in which an angle formed between an x-y plane of the two-dimensional material and the channel layer is greater than or equal to 45 degrees and less than or equal to 90 degrees.

14 . The nonvolatile memory device of claim 13 , wherein the two-dimensional material comprises a chalcogenide compound.

15 . The nonvolatile memory device of claim 14 , wherein a chemical formular of the chalcogenide compound is M 1 N x , the M is one of Ti, Hf, Zr, V, Nb, Ta, Mo, W, Tc, Re, Pd, Pt, Bi, Sb, La, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, and Lu, the N is one of S, Se, and Te, and the x is greater than or equal to 1 and less than or equal to 3.

16 . The nonvolatile memory device of claim 13 , wherein the two-dimensional material comprises a metal oxide.

17 . The nonvolatile memory device of claim 13 , wherein the two-dimensional material comprises Mxene.

18 . The nonvolatile memory device of claim 13 , wherein the two-dimensional material comprises at least one metal atom, and the at least one metal atom is in contact with the charge tunneling layer.

19 . A nonvolatile memory device comprising:

a channel layer extending in a first direction;

a plurality of gate electrodes and a plurality of insulating lavers that are spaced apart from the channel layer and being alternately arranged in the first direction;

a charge trap layer between the channel layer and the plurality of gate electrodes; and

a charge tunneling layer between the channel layer and the charge trap laver,

wherein the charge trap layer comprises a two-dimensional material, and the two-dimensional material comprises a crystalline structure that is inclined with respect to the channel layer, wherein

the two-dimensional material comprises Mxene.

20 . The nonvolatile memory device of claim 19 , wherein the Mxene comprises at least one selected from the group including Ti 2 C, V 2 C, Nb 2 C, Mo 2 C, Ti 3 C 2 , Zr 3 C 2 , Nb 4 C 3 , Ta 4 C 3 , Ti 4 N 3 , TiNbC, (Ti 0.5 Nb 0.5 ) 2 C, (V 0.5 Cr 0.5 ) 3 C 2 , Ti 3 CN, Mo 2 TiC 2 , Mo 2 ScC 2 , Cr 2 TiC 2 , Mo 2 Ti 2 C 3 , (Nb 0.8 Ti 0.2 ) 4 C 3 , and (Nb 0.8 Zr 0.2 ) 4 C 3 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2023
From: KIM, SEYUN; KIM, KYUNGHUN; KIM, SUNHO; KIM, HYUNGYUNG; YANG, SEUNGYUEL; YON, GUKHYON; LEE, MINHYUN; LEE, JOONSUK; CHOI, SEOKHOON; HEO, HOSEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 063865/0447 →
Priority Claims (1)
KR 10-2023-0000919 · Jan 3, 2023 · national
Continuity (1)
Related Publication 20240221832A1 · Jul 4, 2024
References Cited (54)
US 8008722B2 · Kim et al. · 2011 [cited by applicant]
US 8390054B2 · Ino et al. · 2013 [cited by applicant]
US 8415674B2 · Lim et al. · 2013 [cited by applicant]
US 8427865B2 · Shima et al. · 2013 [cited by applicant]
US 8460998B2 · Kim et al. · 2013 [cited by applicant]
US 8513729B2 · Choe et al. · 2013 [cited by applicant]
US 8907398B2 · Yun et al. · 2014 [cited by applicant]
US 9093369B2 · Shin et al. · 2015 [cited by applicant]
US 9293335B2 · Kim et al. · 2016 [cited by applicant]
US 9449985B1 · Rabkin et al. · 2016 [cited by applicant]
US 9525076B2 · Lee et al. · 2016 [cited by applicant]
US 9947685B2 · Fujii et al. · 2018 [cited by applicant]
US 10515980B2 · Cheng et al. · 2019 [cited by applicant]
US 10636807B2 · Itokawa et al. · 2020 [cited by applicant]
US 10651195B2 · Lee et al. · 2020 [cited by applicant]
US 20100163968A1 · Kim · 2010 [cited by examiner]
US 20110266611A1 · Kim et al. · 2011 [cited by applicant]
US 20170330887A1 · Kim · 2017 [cited by examiner]
US 20180358470A1 · Lee · 2018 [cited by examiner]
US 20190051656A1 · Carlson et al. · 2019 [cited by applicant]
US 20190148540A1 · Wang et al. · 2019 [cited by applicant]
US 20200091165A1 · Yamashita · 2020 [cited by examiner]
US 20200161328A1 · Yoon et al. · 2020 [cited by applicant]
US 20200266345A1 · Yoon et al. · 2020 [cited by applicant]
US 20200350497A1 · Yoon et al. · 2020 [cited by applicant]
US 20210035635A1 · Yoon et al. · 2021 [cited by applicant]
US 20210035641A1 · Yoon et al. · 2021 [cited by applicant]
US 20210193207A1 · Mizusaki et al. · 2021 [cited by applicant]
US 20210193845A1 · Siddik et al. · 2021 [cited by applicant]
US 20210202833A1 · Kim et al. · 2021 [cited by applicant]
US 20210202840A1 · Kim et al. · 2021 [cited by applicant]
US 20210217473A1 · Cho et al. · 2021 [cited by applicant]
US 20210257378A1 · Ueda et al. · 2021 [cited by applicant]
US 20210366932A1 · Lee · 2021 [cited by examiner]
US 20220020437A1 · Kim et al. · 2022 [cited by applicant]
US 20220020818A1 · Kim et al. · 2022 [cited by applicant]
US 20220052259A1 · Kim et al. · 2022 [cited by applicant]
US 20220077235A1 · Kim et al. · 2022 [cited by applicant]
US 20220238672A1 · Lee et al. · 2022 [cited by applicant]
US 20220246679A1 · Cho et al. · 2022 [cited by applicant]
US 20220302380A1 · Mizusaki et al. · 2022 [cited by applicant]
US 20220310827A1 · Kim et al. · 2022 [cited by applicant]
US 20220319602A1 · Lee et al. · 2022 [cited by applicant]
US 20220320135A1 · Oh et al. · 2022 [cited by applicant]
US 20230217656A1 · Han · 2023 [cited by examiner]
US 20230406714A1 · In et al. · 2023 [cited by applicant]
KR 1020220067653A · 2022 [cited by applicant]
Bongsik Choi et al., “Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND Flash Memory”, 2016 IEEE Symposium on VLSI Technology, DOI: 10.1109/VLSIT.2… [cited by applicant]
Chen Stern et al., “Growth Mechanisms and Electronic Properties of Vertically Aligned MoS2”, Scientific Reports 8,16480 (2018). [cited by applicant]
Fei Yan et al., “Light Generation in Lead Halide Perovskite Nanocrystals: LEDs, Color Converters, Lasers, and Other Applications”, Small, 15, 1902079 (2019). [cited by applicant]
Qing Hua Wang et al., “Electronics and optoelectronics of two-dimensional transition metal dichalcogenides”, Nature Nanotech., 7, 699-712 (2012). [cited by applicant]
Minoru Osada et al., “Exfoliated oxide nanosheets: new solution to nanoelectronics”, J. Mater. Chem., 19, 2503-2511 (2009). [cited by applicant]
Michael Naguib et al., “25th Anniversary Article: MXenes: A New Family of Two-Dimensional Materials”, Adv. Mater. 26, 992-1005 (2014). [cited by applicant]
KR Office Action dated May 21, 2026 issued in corresponding Korean Patent Application No. 10-2023-0000919. [cited by applicant]