IP Library › Granted Patent US 7,515,488
Granted Patent B2
US 7,515,488 · App. 11/694,798 · Granted Apr 7, 2009

Method for load-based voltage generation

Assignee: SanDisk 3D LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,515,488
App. No.
11/694,798
Granted
Apr 7, 2009
Kind
B2
Abstract

Method and device for providing voltage generation with load-based control are disclosed. The voltage generation can be provided within an electronic device, such as a memory system that provides data storage. In one embodiment, an electrical load imposed on a generated voltage can be monitored and used to dynamically control strength of the generated voltage. For example, for greater electrical loads, the generated voltage can be provided with a greater strength, and for lesser electrical loads, the generated voltage can be provided with a lesser strength. By compensating the generated voltage for the nature of the imposed electrical load, the generated voltage can be provided in a stable manner across a significant range of loads. In the case of a memory system, stability in the generated voltage provides for reduced voltage ripple and thus improved sensing margins. The voltage generation is well suited for use in portable memory products (e.g., memory cards) to generate one or more internal voltages.

Claims (54)

1. A method for generating a voltage for electronic circuitry within an integrated circuit package, said method comprising:

generating a regulated voltage from a lower supply voltage, the regulated voltage having an associated strength;

supplying the regulated voltage to the electronic circuitry, the electronic circuitry imposing a load on the regulated voltage;

monitoring a load characteristic due at least in part to the load imposed on the regulated voltage by the electronic circuitry; and

altering the strength of the regulated voltage being generated dependent on the load characteristic,

wherein said altering comprises comparing the load characteristic to a first threshold and a second threshold, the second threshold being less than the first threshold,

wherein, when the load characteristic exceeds the first threshold, said altering increases the strength of the regulated voltage, and

wherein, when the load characteristic is below the second threshold, said altering decreases the strength of the regulated voltage.

2. A method as recited in claim 1 , wherein the load imposed on the regulated voltage by the electronic circuitry is dependent on temperature.

3. A method as recited in claim 1 , wherein said monitoring comprises receiving a temperature indication.

4. A method as recited in claim 1 , wherein the load characteristic being monitored is temperature associated with the electronic circuitry, and

wherein said altering the strength of the regulated voltage being generated is dependent on the temperature being monitored.

5. A method as recited in claim 1 , wherein the regulated voltage is produced by a charge pump having at least a plurality of stages that are individually selectable, and

wherein said altering comprises:

automatically activating or deactivating one or more stages of the charge pump based on the load characteristic.

6. A method as recited in claim 5 , wherein the load characteristic being monitored is temperature associated with the electronic circuitry.

7. A method as recited in claim 6 , wherein the electronic circuitry comprises a memory a memory array of non-volatile memory elements.

8. A method as recited in claim 1 , wherein the electronic circuitry comprises a memory array of non-volatile memory elements.

9. A method as recited in claim 8 , wherein the load characteristic being monitored is temperature associated with the memory array.

10. A method as recited in claim 8 , wherein the non-volatile memory elements are diode-based memory elements.

11. A method as recited in claim 1 ,

wherein the electronic circuitry comprises a memory a memory array of non-volatile memory elements, and

wherein the integrated circuit package is a portable and removable data storage product.

12. A method as recited in claim 1 , wherein the regulated voltage is produced by a charge pump having at least a voltage-controlled oscillator that produces a clock signal, and

wherein said altering comprises:

automatically controlling the voltage-controlled oscillator to influence the frequency of the clock signal based on the load characteristic.

13. A method for generating a voltage for electronic circuitry within an integrated circuit package, said method comprising:

generating a regulated voltage from a lower supply voltage, the regulated voltage having an associated strength;

supplying the regulated voltage to the electronic circuitry, the electronic circuitry imposing a load on the regulated voltage;

monitoring a load characteristic due at least in part to the load imposed on the regulated voltage by the electronic circuitry; and

altering the strength of the regulated voltage being generated dependent on the load characteristic,

wherein the regulated voltage is produced by a charge pump having at least a voltage-controlled oscillator that produces a clock signal, and

wherein said altering comprises:

automatically controlling the voltage-controlled oscillator to influence the frequency of the clock signal based on the load characteristic.

14. A method as recited in claim 13 , wherein the load characteristic being monitored is temperature associated with the electronic circuitry.

15. A method as recited in claim 14 , wherein the electronic circuitry comprises a memory a memory array of non-volatile memory elements.

16. A method as recited in claim 13 ,

wherein the electronic circuitry comprises a memory a memory array of non-volatile memory elements, and

wherein the integrated circuit package is a portable and removable data storage product.

17. A method as recited as in claim 13 , wherein said altering the strength of the regulated voltage comprises limiting the strength of the regulated output voltage based on the load characteristic.

18. A method for generating a voltage for electronic circuitry within an integrated circuit package, said method comprising:

generating a regulated voltage from a lower supply voltage, the regulated voltage having an associated strength;

supplying the regulated voltage to the electronic circuitry, the electronic circuitry imposing a load on the regulated voltage;

monitoring a load characteristic due at least in part to the load imposed on the regulated voltage by the electronic circuitry; and

altering the strength of the regulated voltage being generated dependent on the load characteristic,

wherein said altering the strength of the regulated voltage comprises limiting the strength of the regulated output voltage based on the load characteristic.

19. A method for operating a portable and removable data storage product, the portable and removable data storage product includes a memory array of non-volatile memory elements, said method comprising:

generating a regulated voltage from a lower supply voltage, the regulated voltage having an associated strength;

supplying the regulated voltage to the memory array, the memory array imposing a load on the regulated voltage;

monitoring a load characteristic due at least in part to the load imposed on the regulated voltage by the memory array; and

dynamically adjusting the strength of the regulated voltage being generated upwards or downward dependent on the load characteristic,

wherein when the load characteristic indicates that the load imposed on the regulated voltage by the memory array is reduced as compared to a determined or predetermined load, said adjusting dynamically reduces the strength of the regulated voltage.

20. A method as recited in claim 19 , wherein the load characteristic being monitored is temperature associated with the memory array.

21. A method as recited in claim 20 , wherein the non-volatile memory elements are diode-based memory elements.

Assignments (7)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0600 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 25, 2016
From: SANDISK 3D LLC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038520/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: SANDISK 3D LLC.
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038300/0665 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2007
From: THORP, TYLER; SO, KEN
To: SANDISK 3D LLC
Reel/Frame 019106/0891 →
Continuity (1)
Related Publication 20080239856A1 · Oct 2, 2008