IP Library Granted Patent US 10,044,263
Granted Patent B2
US 10,044,263 · App. 15/066,879 · Granted Aug 7, 2018

Using PMOS power switch in a combination switching and linear regulator

Inventor: Ajay Kumar (Phoenix, AZ)
Assignee: MICROCHIP TECHNOLOGY INCORPORATED
H02M3/156H02M2001/0045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,044,263
App. No.
15/066,879
Granted
Aug 7, 2018
Kind
B2
Abstract

A P-MOS transistor may be used as either a switch in a DC-DC converter or as a pass transistor of a linear regulator. When a supply voltage is above a certain voltage, the P-MOS transistor will be used in the DC-DC converter and when below the certain voltage the P-MOS transistor will be used in the linear regulator. The supply voltage may be monitored with a voltage comparator that compares the supply voltage to the certain voltage. Above the certain voltage the DC-DC converter is more efficient than the linear regulator and below the certain voltage the linear voltage regulator is more efficient than the DC-DC converter. Alternatively, selecting either the DC-DC converter or linear regulator may be done by using bonding, a jumper, a fuse link or programming a bit for different product applications during integrated circuit package fabrication or end product manufacturing.

Claims (54)

1. A voltage regulator comprising:

a power metal oxide semiconductor field effect transistor (MOSFET);

a first voltage reference;

an operational amplifier having a first input coupled to an output of the first voltage reference;

wherein the power MOSFET comprises a P-channel MOSFET (P-MOSFET) adapted as a high-side switch or pass transistor, and having a source coupled to a supply voltage;

a power inductor having a first end coupled to a drain of the P-MOSFET;

a filter capacitor coupled to a second end of the power inductor and to a second input of the first operational amplifier;

first and second signal switches, each having a common, a first position and a second position, wherein the common of the first signal switch is coupled to an output of the operational amplifier, and a common of the second signal switch is coupled to a gate of the P-MOSFET;

a DC-DC converter comprising:

a slope compensation network having an input coupled to the first position of the first signal switch,

a first comparator having a first input coupled to an output of the slope compensation network,

a pulse width modulation (PWM) generator having an input coupled to an output of the first comparator and an output coupled to the first position of the second signal switch,

a timer having an output coupled to the pulse width modulation generator and used to determine a PWM period,

a low-side switch coupled to the drain of the P-MOSFET and the first end of the power inductor, and

a current sensor coupled to the low-side switch and providing a current signal to a second input of the first comparator; and

a linear voltage regulator comprising:

an amplifier having an input coupled to the second position of the first signal switch and an output coupled to the second position of the second signal switch;

wherein when the first and second signal switches are in the first positions the DC DC converter regulates an output voltage on the filter capacitor and the PWM generator controls the P-MOSFET, and when the first and second signal switches are in the second positions the linear voltage regulator regulates the output voltage on the filter capacitor and the amplifier controls the P-MOSFET.

2. The voltage regulator according to claim 1 , wherein the voltage regulator is configured to measure a supply voltage fed to the voltage regulator and select either a first or a second operating mode based on the measured supply voltage thereby enabling said DC-DC converter or said linear converter, respectively.

3. The voltage regulator according to claim 1 , wherein the low-side switch is a silicon diode.

4. The voltage regulator according to claim 1 , wherein the silicon diode is a Schottky diode.

5. The voltage regulator according to claim 1 , wherein:

the low-side switch is an N-channel metal oxide semiconductor field effect transistor (N-MOSFET);

the PWM generator comprises complementary outputs; and

further comprising a third signal switch having a common, a first position and a second position, wherein the common is coupled to a gate of the N-MOSFET, the first position is coupled to a complementary output of the PWM generator and the second position is coupled to a power source common.

6. The voltage regulator according to claim 5 , wherein the DC-DC converter is a synchronous buck DC-DC converter.

7. The voltage regulator according to claim 6 , wherein the third signal switch comprises field effect transistors.

8. The voltage regulator according to claim 1 , further comprising:

a second voltage reference; and

a second voltage comparator having a first input coupled to the supply voltage and a second input coupled to the second voltage reference, wherein the second voltage comparator controls the first and second signal switches, whereby when the supply voltage is greater than a certain voltage from the second voltage reference the first and second signal switches are in the first position, and when the supply voltage is less than or equal to the certain voltage from the second voltage reference the first and second signal switches are in the second position.

9. The voltage regulator according to claim 8 , wherein the second voltage comparator has hysteresis.

10. The voltage regulator according to claim 8 , wherein the certain voltage is an optimal voltage whereby the DC-DC converter is more efficient than the linear regulator when the supply voltage is greater than the optimal voltage, and the linear regulator is more efficient than the DC-DC converter when the supply voltage is less than or equal to the optimal voltage.

11. The voltage regulator according to claim 1 , wherein the first or second positions of the first and second signal switches are selected by bonding during integrated circuit package fabrication.

12. The voltage regulator according to claim 1 , wherein the first or second positions of the first and second signal switches are selected with a jumper.

13. The voltage regulator according to claim 1 , wherein the first or second positions of the first and second signal switches are selected with a fuse link.

14. The voltage regulator according to claim 1 , wherein the first or second positions of the first and second signal switches are selected by programming a bit in a register.

15. The voltage regulator according to claim 1 , wherein the first and second signal switches comprises field effect transistors.

16. A microcontroller comprising a voltage regulator according to claim 1 .

17. The microcontroller according to claim 16 , wherein the microcontroller is configured to measure the supply voltage and select either the first or the second positions of the first and second signal switches based on the measured supply voltage.

18. A method for selecting either a DC-DC converter or linear regulator for best voltage regulation efficiency, said method comprising the steps of:

providing a DC-DC converter having a high-side switch comprising a metal oxide semiconductor field effect transistor (MOSFET);

providing a linear voltage regulator having a series pass transistor formed only by the MOSFET,

providing an error amplifier receiving a reference voltage and a feedback voltage for use of the DC-DC converter and the linear voltage regulator; and

comparing a supply voltage to a certain voltage with a voltage comparator, wherein when the supply voltage is greater than the certain voltage use the DC-DC converter for voltage regulation in a first operating mode, wherein a first switching unit is controlled to couple the output of the error amplifier with an input of the DC-DC converter and a second switching unit is controlled to couple the gate of the MOSFET with a first output of the DC-DC converter and controlling another MOSFET coupled in series with the MOSFET by a second output of the DC-DC converter; and

when the supply voltage is less than or equal to the certain voltage use the linear voltage regulator for voltage regulation in a second operating mode, wherein the first switching unit is controlled to couple an output of the error amplifier with an input of a buffer amplifier of the linear voltage regulator and the second switching unit is controlled to couple a gate of the MOSFET with an output of said buffer amplifier.

19. The method according to claim 18 , further comprising controlling the another MOSFET to be in a non-conductive state when operating in the second operating mode.

20. A voltage regulator comprising:

a DC-DC converter having a high-side switch comprising a metal oxide semiconductor field effect transistor (MOSFET);

a linear voltage regulator having a series pass transistor formed only by the MOSFET,

an error amplifier receiving a reference voltage and a feedback voltage; and

wherein the voltage regulator is configured to compare a supply voltage to a certain voltage with a voltage comparator, wherein

in a first operating mode when the supply voltage is greater than the certain voltage the voltage regulator is configured to use the DC-DC converter, the error amplifier and the MOSFET for voltage regulation, wherein the voltage regulator is configured to control a first switching unit to couple the output of the error amplifier with an input of the DC-DC converter and to control a second switching unit to couple the gate of the MOSFET with a first output of the DC-DC converter and to control another MOSFET coupled in series with the MOSFET by a second output of the DC-DC converter; and

in a second operating mode, when the supply voltage is less than or equal to the certain voltage the voltage regulator is configured to use the linear voltage regulator, the error amplifier and the MOSFET for voltage regulation, wherein the voltage regulator is configured to control the first switching unit to couple an output of the error amplifier with an input of a buffer amplifier of the linear voltage regulator and to control the second switching unit to couple a gate of the MOSFET with an output of said buffer amplifier.

21. The voltage regulator according to claim 20 , the voltage regulator is further configured to control the another MOSFET to be in a non-conductive state when operating in the second operating mode.

Assignments (15)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 059666/0545 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: MICROCHIP TECHNOLOGY INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041675/0617 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2016
From: KUMAR, AJAY
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 038771/0973 →
Continuity (2)
Provisional Application 62132001 · Mar 12, 2015
Related Publication 20160268885A1 · Sep 15, 2016
Cited By (3)
US 12,381,483 US 12,506,399 US 12,549,087