IP Library › Granted Patent US 12,243,853
Granted Patent B2
US 12,243,853 · App. 18/479,280 · Granted Mar 4, 2025

Stack package including core die stacked over a controller die

Inventor: Bok Kyu Choi (Yongin-si, KR)
Assignee: SK hynix Inc.
H01L25/0657G11C5/06H01L23/5384
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,243,853
App. No.
18/479,280
Granted
Mar 4, 2025
Kind
B2
Abstract

A stack package includes a core die disposed over a package substrate, and a controller die disposed between the core die and the package substrate to control the core die. The core die includes banks each including memory cell arrays, an interbank region in which row decoders and column decoders are arranged, and a pad region in which first connection pads electrically connected to the row decoders and column decoders through first wirings are disposed. The controller die includes a through via region in which controller die through vias penetrating the controller die to be connected to the first connection pads are disposed, and a circuit region in which controlling circuitry electrically connected to the controller die through vias through second wirings is disposed.

Claims (33)

1. A stack package comprising:

a first core die disposed over a package substrate;

a second core die disposed over the first core die;

a controller die disposed between the first core die and the package substrate, and controlling the first and second core dies; and

a bridge die spaced apart from the controller die,

wherein the first core die comprises:

first banks each including first memory cell arrays;

a first pad region in which first connection pads and first core die through vias are arranged; and

a first interbank region in which first row decoders and first column decoders electrically connected to the first connection pads through first wirings, second connection pads electrically connected to the first row decoders and first column decoders, and second core die through vias are arranged, and

wherein the controller die comprises:

a through via region in which controller die through vias penetrating the controller die to be connected to the first connection pads are disposed; and

a circuit region in which controlling circuitry electrically connected to the controller die through vias through second wirings are disposed, and

wherein the bridge die electrically connects the package substrate to the first row decoders and first column decoders through the second connection pads.

2. The stack package of claim 1 , wherein the first core die through vias are connected to the first connection pads and penetrate the first core die to be connected to the second core die, and

wherein the second core die through vias are connected to the second connection pads and penetrate the first core die to be connected to the second core die.

3. The stack package of claim 2 , wherein the first core die through vias are disposed to overlap the first connection pads, and the second core die through vias are disposed to overlap the second connection pads.

4. The stack package of claim 1 , wherein the second core die comprises:

second banks each including second memory cell arrays;

a second pad region in which third connection pads connected to the first core die through vias are disposed; and

a second interbank region in which second row decoders and second column decoders electrically connected to the third connection pads through third wirings, fourth connection pads electrically connected to the second row decoders and second column decoders are arranged.

5. The stack package of claim 1 , wherein the bridge die is disposed between the first core die and the package substrate,

wherein the bridge die comprises:

a bridge die body; and

bridge die through vias substantially penetrating the bridge die body to electrically connect the second connection pads to the package substrate.

6. The stack package of claim 5 , wherein the bridge die through vias are disposed at positions vertically overlapped with the second connection pads.

7. The stack package of claim 5 , wherein the bridge die through vias are disposed at positions substantially offset in the horizontal direction from the second connection pads,

wherein the bridge die further comprises redistribution layer patterns electrically connected to the offset bridge die through vias and extending to positions vertically overlapped with the second connection pads.

8. The stack package of claim 7 , wherein each of the redistribution layer patterns extends to the plurality of bridge die through vias so that the plurality of bridge die through vias are electrically connected to one of the second connection pads.

9. The stack package of claim 8 , further comprising inner connectors that electrically connect the redistribution layer patterns to each other, overlap substantially vertically the second connection pads, and are positioned at positions offset from the bridge die through vias in a substantially horizontal direction.

10. The stack package of claim 1 , wherein the controller circuitry comprises:

at least one command circuit configured for receiving and decoding an external command signal;

at least on address circuit configured for receiving an external address signal; and

at least one input and output circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2023
From: CHOI, BOK KYU
To: SK HYNIX INC.
Reel/Frame 065100/0032 →
Priority Claims (1)
KR 10-2020-0060509 · May 20, 2020 · national
Continuity (2)
Division 17072959 · Oct 16, 2020
Related Publication 20240030191A1 · Jan 25, 2024
References Cited (36)
US 9147672B1 · Chen · 2015 [cited by applicant]
US 11068342B1 · Alrod et al. · 2021 [cited by applicant]
US 11456245B2 · Tsou · 2022 [cited by examiner]
US 11769731B2 · Yu · 2023 [cited by examiner]
US 20040257847A1 · Matsui et al. · 2004 [cited by applicant]
US 20070061614A1 · Choi · 2007 [cited by applicant]
US 20090052218A1 · Kang · 2009 [cited by applicant]
US 20100102428A1 · Lee et al. · 2010 [cited by applicant]
US 20110095439A1 · Chin · 2011 [cited by applicant]
US 20120018885A1 · Lee et al. · 2012 [cited by applicant]
US 20120248439A1 · Lee · 2012 [cited by applicant]
US 20130043584A1 · Kwon et al. · 2013 [cited by applicant]
US 20130161812A1 · Kim · 2013 [cited by examiner]
US 20140071652A1 · McShane · 2014 [cited by examiner]
US 20140077391A1 · Kikuchi et al. · 2014 [cited by applicant]
US 20140181458A1 · Loh et al. · 2014 [cited by applicant]
US 20140284780A1 · Kinoshita · 2014 [cited by applicant]
US 20150069624A1 · Pham · 2015 [cited by examiner]
US 20150113195A1 · Kim · 2015 [cited by applicant]
US 20150179285A1 · Kilmer et al. · 2015 [cited by applicant]
US 20160293513A1 · Hiruta · 2016 [cited by examiner]
US 20180095127A1 · Pappu et al. · 2018 [cited by applicant]
US 20190180807A1 · Louie et al. · 2019 [cited by applicant]
US 20190181092A1 · Hsiung et al. · 2019 [cited by applicant]
US 20200243448A1 · Qian et al. · 2020 [cited by applicant]
US 20200294921A1 · Liu · 2020 [cited by examiner]
US 20200364600A1 · Elsherbini et al. · 2020 [cited by applicant]
US 20210183775A1 · Lim et al. · 2021 [cited by applicant]
US 20210249380A1 · Chen · 2021 [cited by examiner]
US 20210375741A1 · Tsou · 2021 [cited by examiner]
US 20230095134A1 · Chen · 2023 [cited by examiner]
KR 1020120014952A · 2012 [cited by applicant]
KR 1020150045843A · 2015 [cited by applicant]
KR 1020150099759A · 2015 [cited by applicant]
KR 1020190050781A · 2019 [cited by applicant]
KR 1020190105346A · 2019 [cited by applicant]