IP Library › Granted Patent US 12,243,931
Granted Patent B2
US 12,243,931 · App. 18/311,071 · Granted Mar 4, 2025

Source/drain epitaxial layers for transistors

Inventors: Wei-Min Liu (Hsinchu, TW); Yee-Chia Yeo (Hsinchu, TW); Li-Li Su (ChuBei, TW)
Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
H01L29/6681H01L29/045H01L29/0847H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,243,931
App. No.
18/311,071
Granted
Mar 4, 2025
Kind
B2
Abstract

The present disclosure is directed to methods for forming source/drain (S/D) epitaxial structures with a hexagonal shape. The method includes forming a fin structure that includes a first portion and a second portion proximate to the first portion, forming a gate structure on the first portion of the fin structure, and recessing the second portion of the fin structure. The method further includes growing a S/D epitaxial structure on the recessed second portion of the fin structure, where growing the S/D epitaxial structure includes exposing the recessed second portion of the fin structure to a precursor and one or more reactant gases to form a portion of the S/D epitaxial structure. Growing the S/D epitaxial structure further includes exposing the portion of the S/D structure to an etching chemistry and exposing the portion of the S/D epitaxial structure to a hydrogen treatment to enhance growth of the S/D epitaxial structure.

Claims (38)

1. A semiconductor structure, comprising:

a substrate;

a fin structure on the substrate comprising a first portion and a second portion taller than the first portion;

an isolation layer on the substrate covering bottom sidewalls of the second portion of the fin structure and sidewalls of the first portion of the fin structure; and

a source/drain (S/D) epitaxial structure on the first portion of the fin structure separated from adjacent S/D epitaxial structures and substantially covering an end portion of the second portion of the fin structure, wherein a distance between a top corner of the end portion and a facet of the S/D epitaxial structure proximal to the top corner is greater than about 2 nm.

2. The semiconductor structure of claim 1 , wherein the facet proximal to the top corner of the second portion of the fin structure is parallel to a (111) crystal plane.

3. The semiconductor structure of claim 1 , wherein the S/D epitaxial structure has a hexagonal shape.

4. The semiconductor structure of claim 1 , wherein a top surface of the S/D epitaxial structure is above a top surface of the second portion of the fin structure, and wherein the top surface of the S/D epitaxial structure is substantially planar and parallel to the top surface of the second portion of the fin structure.

5. The semiconductor structure of claim 1 , wherein a side surface of the S/D epitaxial structure is in contact with a side surface of the second portion of the fin structure.

6. The semiconductor structure of claim 1 , wherein another facet of the S/D epitaxial structure parallel to a (111) crystal plane adjoins the facet and forms an angle greater than about 70° with the facet.

7. The semiconductor structure of claim 1 , wherein a width of the S/D epitaxial structure along a direction perpendicular to a (110) crystal plane is between about 5 nm and about 100 nm.

8. The semiconductor structure of claim 1 , wherein the S/D epitaxial structure comprises a top surface with a width along a direction perpendicular to a (110) crystal plane, the width between about 2 nm and about 80 nm.

9. The semiconductor structure of claim 1 , further comprising:

spacers on the isolation layer abutting bottom sidewalls of the S/D epitaxial structure; and

a gate structure on the second portion of the fin structure, wherein the gate structure abuts a side surface of the S/D epitaxial structure.

10. A semiconductor structure, comprising:

a substrate;

a fin structure on the substrate comprising a first end portion, a second end portion, and a middle portion between the first and second end portions, wherein the first and second end portions are recessed portions of the fin structure;

a gate structure on the middle portion of the fin structure;

first and second source/drain (S/D) epitaxial structures on the respective first and second end portions of the fin structure and separated from adjacent S/D epitaxial structures, wherein each of the first and second S/D epitaxial structures comprises a top surface above and parallel to the middle portion of the fin structure and a side surface adjacent to the top surface, and wherein a distance between the side surface and top corners of the middle portion of the fin structure is greater than about 2 nm; and

sidewall spacers in contact with bottom sidewalls of the first and second S/D epitaxial structures.

11. The semiconductor structure of claim 10 , wherein the side surface is parallel to a (111) crystal plane.

12. The semiconductor structure of claim 10 , wherein each of the first and second S/D epitaxial structures has a hexagonal shape.

13. The semiconductor structure of claim 10 , wherein the first and second S/D epitaxial structures substantially cover end surfaces of the second portion of the fin structure.

14. The semiconductor structure of claim 10 , wherein each of the first and second S/D epitaxial structures comprises an additional side surface adjacent to the side surface and parallel to a (111) crystal plane, and wherein an angle between the side surface and the additional side surface ranges from about 108° to about 180°.

15. The semiconductor structure of claim 10 , wherein the top surface of the S/D epitaxial structure is perpendicular to a (110) crystal plane and a width of the top surface is between about 2 nm and about 80 nm.

16. A semiconductor structure, comprising:

a substrate;

a fin structure on the substrate comprising a first portion, a second portion, and a third portion, wherein the second portion is a recessed middle portion between the first and third portions;

an isolation layer on the substrate surrounding the fin structure, wherein the second portion of the fin structure is recessed below a top surface of the isolation layer; and

a source/drain (S/D) epitaxial structure on the second portion of the fin structure, wherein:

the S/D epitaxial structure substantially covers end surfaces of the first and second portions of the fin structure and is separated from adjacent S/D epitaxial structures;

the S/D epitaxial structure comprises a first side facet, a second side facet, and a top surface between the first and second side facts; and

a distance between the first side facet of the S/D epitaxial structure and top corners of the first portion of the fin structure is greater than about 2 nm.

17. The semiconductor structure of claim 16 , wherein the side facet is parallel to a (111) crystal plane.

18. The semiconductor structure of claim 16 , wherein the S/D epitaxial structure has a hexagonal shape.

19. The semiconductor structure of claim 16 , wherein the S/D epitaxial structure comprises a top facet above and parallel to a top surface of the second portion of the fin structure.

20. The semiconductor structure of claim 16 , wherein the S/D epitaxial structure comprises an additional side facet adjacent to the side facet, and wherein an angle between the side facet and the additional side facet ranges from about 108° to about 180°.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2023
From: LIU, WEI-MIN; SU, LI-LI; YEO, YEE-CHIA
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 063517/0753 →
Continuity (3)
Division 17072418 · Oct 16, 2020
Provisional Application 63002293 · Mar 30, 2020
Related Publication 20230299180A1 · Sep 21, 2023
References Cited (40)
US 7015116B1 · Lo et al. · 2006 [cited by applicant]
US 8962400B2 · Tsai et al. · 2015 [cited by applicant]
US 9093514B2 · Tsai et al. · 2015 [cited by applicant]
US 9093530B2 · Huang et al. · 2015 [cited by applicant]
US 9171929B2 · Lee et al. · 2015 [cited by applicant]
US 9214555B2 · Oxland et al. · 2015 [cited by applicant]
US 9236267B2 · De et al. · 2016 [cited by applicant]
US 9245805B2 · Yeh et al. · 2016 [cited by applicant]
US 9418897B1 · Ching et al. · 2016 [cited by applicant]
US 9520482B1 · Chang et al. · 2016 [cited by applicant]
US 9548303B2 · Lee et al. · 2017 [cited by applicant]
US 9564489B2 · Yeo et al. · 2017 [cited by applicant]
US 9576814B2 · Wu et al. · 2017 [cited by applicant]
US 9601342B2 · Lee et al. · 2017 [cited by applicant]
US 9608116B2 · Ching et al. · 2017 [cited by applicant]
US 9812363B1 · Liao et al. · 2017 [cited by applicant]
US 9859380B2 · Lee et al. · 2018 [cited by applicant]
US 10297690B2 · Li et al. · 2019 [cited by applicant]
US 10707328B2 · Sung et al. · 2020 [cited by applicant]
US 10811262B2 · Lee et al. · 2020 [cited by applicant]
US 20090104740A1 · Inokuchi et al. · 2009 [cited by applicant]
US 20100167505A1 · Chew et al. · 2010 [cited by applicant]
US 20150147860A1 · Kim · 2015 [cited by examiner]
US 20150206956A1 · Kim et al. · 2015 [cited by applicant]
US 20150263172A1 · Cho · 2015 [cited by examiner]
US 20150318399A1 · Jeong · 2015 [cited by examiner]
US 20170178962A1 · Dube et al. · 2017 [cited by applicant]
US 20170186654A1 · Li · 2017 [cited by applicant]
US 20170207095A1 · Lee et al. · 2017 [cited by applicant]
US 20170256639A1 · Lee · 2017 [cited by examiner]
US 20180151698A1 · Sung et al. · 2018 [cited by applicant]
US 20180350625A1 · Chao · 2018 [cited by examiner]
KR 20160011126A · 2016 [cited by applicant]
KR 20170061724A · 2017 [cited by applicant]
TW 201725615A · 2017 [cited by applicant]
TW 201822292A · 2018 [cited by applicant]
TW 201841232A · 2018 [cited by applicant]
Tan, Philip Beow Yew, et al., “Measuring STI Stress Effect on CMOS Transistor by Stepping through the Channel Width,” 2006 International RF and Microwave Conference Proceedings (Sep. 12-14, 2006), 3 pages. [cited by applicant]
Luo, Jie-Xin, et al., “The Impact of Shallow-Trench-Isolation Mechanical Stress on the Hysteresis Effect of Partially Depleted Silicon-on-Insulator n-Type Metal-Oxide-Semiconductor Field Effects,” Chin.Phys.Lett. Vol. 3… [cited by applicant]
Yang, Wenwei, et al., “Analysis of GIDL Dependence on STI-induced Mechanical Stress,” Institute of Microelectronics, Tsinghua University, Beijing, China, (2005), 4 pages. [cited by applicant]