IP Library › Granted Patent US 12,354,981
Granted Patent B2
US 12,354,981 · App. 18/342,449 · Granted Jul 8, 2025

Semiconductor device and method for manufacturing the same

Inventor: Koshun Saito (Kyoto, JP)
Assignee: ROHM CO., LTD.
H01L24/05H01L21/76867H01L23/3107H01L23/4952H01L23/49548H01L23/49562H01L23/49582H01L24/29H01L24/46H01L24/49H01L24/97H01L23/562H01L24/06H01L24/32H01L24/48H01L2224/04026H01L2224/04042H01L2224/05553H01L2224/05554H01L2224/0603H01L2224/29644H01L2224/32245H01L2224/48247H01L2224/48465H01L2224/49111H01L2224/49113H01L2224/49431H01L2224/73265H01L2224/97H01L2924/00014H01L2924/15747H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,354,981
App. No.
18/342,449
Granted
Jul 8, 2025
Kind
B2
Abstract

A semiconductor device includes a predetermined number of leads, a semiconductor element electrically connected to the leads and supported by one of the leads, and a sealing resin that covers the semiconductor element and a part of each lead. Each lead includes some portions exposed from the sealing resin. A surface plating layer is formed on at least one of the exposed portions of the respective leads.

Claims (36)

1. A semiconductor device comprising:

a first lead having an obverse surface and a reverse surface that are spaced apart from each other in a thickness direction;

a semiconductor element provided with at least one electrode and supported by the first lead;

a second lead adjacent to the first lead;

a third lead adjacent to the first lead;

a sealing resin covering a part of the first lead, a part of the second lead, a part of the third lead, and the semiconductor element, the sealing resin being rectangular in plan view and including a first side surface, a second side surface opposite to the first side surface, a third side surface other than the first and the second side surface, and a bottom surface;

a first connecting member connecting the semiconductor element to the second lead; and

a second connecting member connecting the semiconductor element to the third lead,

wherein the first lead comprises an exposed portion that is exposed from the bottom surface of the sealing resin,

the second lead includes a first exposed portion exposed from the first side surface of the sealing resin,

the third lead includes a second exposed portion exposed from the second side surface of the sealing resin,

the first and second side surfaces of the sealing resin each include a first section and a second section, the first section being disposed outward with respect to the second section in plan view, the first exposed portion being located in the second section of the first side surface of the sealing resin, the second exposed portion being located in the second section of the second side surface of the sealing resin, wherein the second exposed portion and the second section of the second side surface have respective regions that are flush with each other,

the first lead comprises a first exposed part and a second exposed part that are exposed from the first side surface and the second side surface of the sealing resin, respectively.

2. The semiconductor device according to claim 1 , wherein the first lead comprises a thick portion overlapping with the semiconductor element in plan view.

3. The semiconductor device according to claim 1 , wherein the first lead comprises an additional exposed part exposed from the first side surface of the sealing resin.

4. The semiconductor device according to claim 3 , wherein the first lead comprises an additional exposed part exposed from the second side surface of the sealing resin.

5. The semiconductor device according to claim 1 , wherein the second lead is smaller in area in plan view than the first lead.

6. The semiconductor device according to claim 1 , wherein the first lead comprises a linear edge facing the second lead in plan view, and the second lead is elongated along the linear edge.

7. The semiconductor device according to claim 1 , further comprising a fourth connecting member connecting the semiconductor element to the second lead, wherein the at least one electrode of the semiconductor element comprises a first electrode and a second electrode, the first connecting member being bonded to the first electrode and the fourth connecting member being bonded to the second electrode.

8. The semiconductor device according to claim 1 , wherein the sealing resin comprises a fourth side surface opposite to the third side surface, and the first lead comprises a portion that is exposed from the fourth side surface.

9. The semiconductor device according to claim 1 , wherein the second lead comprises at least one lower portion exposed from the bottom surface of the sealing resin.

10. The semiconductor device according to claim 9 , wherein the at least one lower portion of the second lead comprises a first lower portion and a second lower portion that are exposed from the bottom surface of the sealing resin.

11. The semiconductor device according to claim 10 , wherein the first lower portion and the second lower portion are spaced apart from each other in a direction parallel to the third side surface of the sealing resin.

12. The semiconductor device according to claim 11 , wherein the first lower portion and the second lower portion are different in area in plan view.

13. The semiconductor device according to claim 1 , wherein the first exposed part comprises an end face flush with the first side surface.

14. The semiconductor device according to claim 13 , wherein the second lead comprises an additional exposed portion exposed from the third side surface of the sealing resin.

15. The semiconductor device according to claim 14 , wherein the third lead comprises an additional exposed portion exposed from the third side surface of the sealing resin.

16. The semiconductor device according to claim 15 , wherein an entirety of the exposed portion of the first lead is surrounded by the sealing resin in plan view.

17. The semiconductor device according to claim 16 , wherein each of the first exposed portion and the second exposed portion is formed with a plating layer.

18. The semiconductor device according to claim 17 , wherein the exposed portion of the first lead is rectangular in plan view.

19. The semiconductor device according to claim 18 , wherein the first and second sections of the first side surface each extend over an entire length of the first side surface in a direction perpendicular to the thickness direction.

20. The semiconductor device according to claim 19 , wherein the first and second sections of the second side surface each extend over an entire length of the second side surface in the direction perpendicular to the thickness direction.

21. The semiconductor device according to claim 20 , further comprising a third connecting member connecting the semiconductor element and the second lead, wherein the first connecting member and the third connecting member have a same potential.

22. The semiconductor device according to claim 21 , wherein the second connecting member has a gate potential.

23. The semiconductor device according to claim 22 , wherein the first connecting member and the third connecting member have a source potential.

24. The semiconductor device according to claim 23 , wherein the first and second side surfaces are each greater in length than the third side surface.

Priority Claims (2)
JP 2016-092338 · May 2, 2016 · national
JP 2016-126447 · Jun 27, 2016 · national
Continuity (5)
Continuation 17459604 · Aug 27, 2021
Continuation 16853252 · Apr 20, 2020
Continuation 16509159 · Jul 11, 2019
Continuation 15496800 · Apr 25, 2017
Related Publication 20230343735A1 · Oct 26, 2023
References Cited (32)
US 3988518A · McGrath · 1976 [cited by applicant]
US 6201292B1 · Yagi et al. · 2001 [cited by applicant]
US 6489218B1 · Kim et al. · 2002 [cited by applicant]
US 6756658B1 · Gillett et al. · 2004 [cited by applicant]
US 6879034B1 · Yang et al. · 2005 [cited by applicant]
US 20050139982A1 · Fukaya et al. · 2005 [cited by applicant]
US 20050156204A1 · Uno et al. · 2005 [cited by applicant]
US 20050287709A1 · Lee et al. · 2005 [cited by applicant]
US 20060022298A1 · Shiraishi et al. · 2006 [cited by applicant]
US 20060138615A1 · Sato et al. · 2006 [cited by applicant]
US 20090065915A1 · Lehmann · 2009 [cited by applicant]
US 20120248591A1 · Kure et al. · 2012 [cited by applicant]
US 20130009299A1 · Takada · 2013 [cited by examiner]
US 20130009300A1 · Yato et al. · 2013 [cited by applicant]
US 20140210064A1 · Lopez et al. · 2014 [cited by applicant]
US 20140306328A1 · Mikado et al. · 2014 [cited by applicant]
US 20150001698A1 · Jaurigue et al. · 2015 [cited by applicant]
US 20150014829A1 · Abbott · 2015 [cited by applicant]
US 20150076675A1 · Real et al. · 2015 [cited by applicant]
US 20150076690A1 · Yoshino · 2015 [cited by applicant]
US 20150380384A1 · Williams et al. · 2015 [cited by applicant]
US 20160086826A1 · Kimura · 2016 [cited by applicant]
US 20160181493A1 · Miki · 2016 [cited by applicant]
US 20160254214A1 · Makino · 2016 [cited by applicant]
US 20160379916A1 · Talledo · 2016 [cited by applicant]
JP 6302740A · 1994 [cited by applicant]
JP 2005209770A · 2005 [cited by applicant]
JP 200949435A · 2009 [cited by applicant]
JP 200971033A · 2009 [cited by applicant]
JP 201472236A · 2014 [cited by applicant]
JP 2015233132A · 2015 [cited by applicant]
Office Action received in the corresponding Japanese Patent application, Mar. 24, 2020, and corresponding English translation (25 pages). [cited by applicant]