IP Library › Granted Patent US 12,382,696
Granted Patent B2
US 12,382,696 · App. 17/954,582 · Granted Aug 5, 2025

Semiconductor structure and method for manufacturing same

Inventor: Jifeng Tang (Hefei, CN)
Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
H10D64/251H01L21/28518H10D64/01H10D64/62
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,382,696
App. No.
17/954,582
Granted
Aug 5, 2025
Kind
B2
Abstract

A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a substrate, a gate structure being provided on a surface of the substrate, and a source region and a drain region being provided in the substrate at two sides of the gate structure, respectively; and a contact located on the substrate, the contact including a first contact located on the substrate and a second contact located on a side of the first contact away from the substrate, in which an area of a bottom surface of the first contact is greater than an area of a top surface of the second contact.

Claims (24)

1. A method for manufacturing a semiconductor structure, comprising:

providing a substrate, a gate structure being provided on a surface of the substrate, and a source region and a drain region being provided in the substrate at two sides of the gate structure, respectively; and

forming a contact on the substrate, the contact comprising a first contact located on the substrate and a second contact located on a side of the first contact away from the substrate,

wherein an area of a bottom surface of the first contact is greater than an area of a top surface of the second contact;

wherein forming the contact on the substrate comprises:

forming an interlayer dielectric layer and a mask layer on the substrate in sequence;

etching the interlayer dielectric layer and the mask layer to form a through hole;

filling the through hole to form a contact pre-layer;

forming a photoresist layer on the contact pre-layer, and performing exposure and development on the photoresist layer to transfer a target pattern of a photomask to the photoresist layer and to form a patterned photoresist layer; and

based on the patterned photoresist layer, partially etching the contact pre-layer to form the first contact and the second contact.

2. The method according to claim 1 , further comprising:

forming silicide layers on the substrate of the source region and the drain region, wherein a side of each of the silicide layers away from the substrate is disposed with the contact, before forming the contact.

3. The method according to claim 1 , wherein,

a side of the gate structure away from the substrate is disposed with the contact.

4. The method according to claim 1 , wherein,

the area of the bottom surface of the first contact is 2-4 times the area of the top surface of the second contact.

5. The method according to claim 1 , wherein,

a height of the first contact is 2-4 times that of the second contact along a direction perpendicular to a plane of the substrate.

6. The method according to claim 1 , wherein,

within a section parallel to a plane of the substrate, a sectional area of the first contact is a first sectional area, and a sectional area of the second contact is a second sectional area; and

along a direction perpendicular to the plane of the substrate, the first sectional area and the second sectional area remain constant, respectively.

7. The method according to claim 1 , wherein,

within a section parallel to a plane of the substrate, a sectional area of the first contact is a first sectional area, and a sectional area of the second contact is a second sectional area; and

along a direction perpendicular to the plane of the substrate and gradually away from the substrate, the first sectional area and the second sectional area gradually decrease, respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2022
From: TANG, JIFENG
To: CHANGXIN MEMORY TECHNOLOGIES, INC.
Reel/Frame 061491/0061 →
Priority Claims (1)
CN 202210037826.X · Jan 13, 2022 · national
Continuity (2)
Continuation PCTCN2022093898 · May 19, 2022
Related Publication 20230013284A1 · Jan 19, 2023
References Cited (36)
US 8455952B2 · Lin et al. · 2013 [cited by applicant]
US 9299711B2 · Song et al. · 2016 [cited by applicant]
US 10205090B2 · Lee · 2019 [cited by applicant]
US 10985211B1 · Lee · 2021 [cited by applicant]
US 11114444B2 · Tsai · 2021 [cited by applicant]
US 11482602B2 · Song et al. · 2022 [cited by applicant]
US 20070246787A1 · Wang · 2007 [cited by applicant]
US 20110093224A1 · Ide · 2011 [cited by applicant]
US 20120126331A1 · Lin et al. · 2012 [cited by applicant]
US 20140085966A1 · Song et al. · 2014 [cited by applicant]
US 20170269150A1 · Kang et al. · 2017 [cited by applicant]
US 20200118873A1 · Tsai · 2020 [cited by examiner]
US 20200303264A1 · Park et al. · 2020 [cited by applicant]
US 20200373308A1 · Tsai · 2020 [cited by applicant]
US 20210143214A1 · Lee et al. · 2021 [cited by applicant]
US 20210215755A1 · Lin · 2021 [cited by applicant]
US 20210217861A1 · Song et al. · 2021 [cited by applicant]
US 20210375758A1 · Huang · 2021 [cited by examiner]
US 20220093790A1 · Glass · 2022 [cited by examiner]
US 20220270971A1 · Wang et al. · 2022 [cited by applicant]
US 20230130088A1 · Xie · 2023 [cited by examiner]
CN 102479789A · 2012 [cited by applicant]
CN 105405785A · 2016 [cited by applicant]
CN 106199382A · 2016 [cited by applicant]
CN 206057425U · 2017 [cited by applicant]
CN 106771985A · 2017 [cited by applicant]
CN 103681865B · 2018 [cited by applicant]
CN 111323694A · 2020 [cited by applicant]
CN 111987071A · 2020 [cited by applicant]
CN 112068011A · 2020 [cited by applicant]
CN 112151377A · 2020 [cited by applicant]
CN 112786562A · 2021 [cited by applicant]
CN 113113488A · 2021 [cited by applicant]
EP 2541415A1 · 2013 [cited by applicant]
“Pre-bond TSV Test Method Using Custom Pad”, May 2018, Fang Xu, Yu Yang, Peng Xiyuan, Chinese Journal of Scientific Instrument, vol. 39, No. 5, 11 pgs. [cited by applicant]
Non final office action in U.S. Appl. No. 18/149,219, mailed on May 6, 2025. [cited by applicant]