IP Library › Granted Patent US 12,394,606
Granted Patent B2
US 12,394,606 · App. 17/971,205 · Granted Aug 19, 2025

Impedance control of local areas of a substrate during plasma deposition thereon in a large PECVD chamber

Inventors: Zheng John Ye (Santa Clara, CA); Andrew C. Lam (San Francisco, CA); Zeqiong Zhao (Santa Clara, CA); Jianhua Zhou (Campbell, CA); Hshiang An (Santa Clara, CA); Suhail Anwar (Saratoga, CA); Yoshitake Nakajima (Santa Clara, CA); Fu-Ting Chang (Tainan, TW)
Assignee: Applied Materials, Inc.
H01J37/32715C23C16/4586C23C16/505C23C16/52H01J37/321H01J37/32183H01J2237/0262H01J2237/20235H01J2237/24564H01J2237/3321H01J2237/3323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,394,606
App. No.
17/971,205
Granted
Aug 19, 2025
Kind
B2
Abstract

Embodiments of the present disclosure generally relate to methods and apparatus for measuring and controlling local impedances at a substrate support in a plasma processing chamber during processing of a substrate. A substrate support includes a plurality of substrate support pins wherein the radio frequency voltage, current and phase of each of the plurality of substrate support pins are measured and impedances of the support pins are adjusted in real time. Each of the substrate support pins is coupled to an associated adjustable impedance circuit that may be remotely controlled. In one embodiment a variable capacitor is used to adjust the impedance of the impedance circuit coupled to the associated substrate support pin and may be remotely adjusted with a stepper motor. In another embodiment a microcontroller may control the impedance adjustments for all of the plurality of substrate support pins and may be used to track these impedances with each other and with a bulk impedance of the plasma processing chamber.

Claims (52)

1. A plasma processing system, comprising:

a substrate support disposed within a processing volume of the plasma processing system, the substrate support comprising a body having a plurality of openings formed between a substrate support surface and backside opposite the substrate support surface;

a plurality of substrate support pins deposed in the plurality of openings of the substrate support, wherein when the substrate support is in a raised position, top portions of the plurality of substrate support pins are planar with or recessed below the substrate support surface, and when in a lowered position the substrate support pins extend above the substrate support surface;

a plurality of adjustable impedance circuits in electrical communications with associated ones of the plurality of substrate support pins; and

radio frequency (RF) voltage and RF current detectors electrically coupled to each of the plurality of adjustable impedance circuits.

2. The plasma processing system of claim 1 , further comprising:

a substrate support leg attached to the backside of the substrate support; and

an actuator attached to the substrate support leg and adapted to raise and lower the substrate support leg with the attached substrate support.

3. The plasma processing system of claim 2 , wherein phase angles ( 0 ) between each of the detected RF voltages and the detected RF currents are determined with a phase detector.

4. The plasma processing system of claim 1 , wherein each of the plurality of adjustable impedance circuits comprise an inductor and a capacitor having an adjustable capacitance.

5. The plasma processing system of claim 4 , wherein each of the plurality of adjustable impedance circuits comprise a position sensor coupled to a stepper motor.

6. The plasma processing system of claim 1 , wherein adjustment of each of the plurality of adjustable impedance circuits is remotely controlled.

7. The plasma processing system of claim 1 , wherein

the substrate support is adapted to support a substrate when in the raised position; and

the plurality of substrate support pins are adapted to support the substrate when the substrate support is in the lowered position.

8. The plasma processing system of claim 1 , wherein the RF voltage and RF current detectors comprise:

a voltage detection coil adapted for detecting a RF voltage on an electrical conductor; and

a Rogowski coil adapted for detecting RF current through the electrical conductor;

wherein the voltage detection coil and the Rogowski coil are fabricated on multiple layers of a printed circuit board (PCB).

9. The plasma processing system of claim 8 , further comprising RF conductive shielding on certain layers of the PCB.

10. The plasma processing system of claim 8 , wherein the voltage detection coil is disposed around a substrate support pin of the plurality of substrate support pins.

11. The plasma processing system of claim 8 , wherein the Rogowski coil comprises a helically wound coil having a lead from one end returning through the center of the coil.

12. The plasma processing system of claim 1 , wherein each adjustable impedance circuit of the plurality of adjustable impedance circuits is individually controlled.

13. A plasma processing system, comprising:

a plasma processing chamber;

at least one plasma generating radio frequency (RF) coil within an upper portion of the plasma processing chamber;

a RF power source;

a RF impedance matching network coupled between the RF power source and the at least one plasma generating RF coil;

a frequency detector;

first RF voltage and RF current detectors electrically coupled between the RF impedance matching network and the at least one plasma generating RF coil;

a substrate support disposed within the plasma processing chamber and below the at least one plasma generating RF coil, the substrate support comprising a body having a plurality of openings formed between a substrate support surface and a backside opposite the substrate support surface;

a plurality of substrate support pins deposed in the plurality of openings of the substrate support, wherein when the substrate support is in a raised position, top portions of the plurality of substrate support pins are planar with or recessed below the substrate support surface, and when in a lowered position the substrate support pins extend above the substrate support surface;

a plurality of adjustable impedance circuits in electrical communications with associated ones of the plurality of substrate support pins; and

second RF voltage and RF current detectors electrically coupled to each of the plurality of adjustable impedance circuits for detecting RF voltage and RF current thereof.

14. The plasma processing system of claim 13 , wherein each of the plurality of adjustable impedance circuits comprises an inductor and a capacitor having an adjustable capacitance.

15. The plasma processing system of claim 13 , further comprising a monitoring and control system providing:

a plurality of inputs coupled to the first RF voltage and RF current detectors, and the second RF voltage and RF current detectors associated with each of the plurality of adjustable impedance circuits;

an input coupled to the frequency detector; and

a plurality of outputs adapted to control impedance adjustments of the plurality of adjustable impedance circuits.

16. The plasma processing system of claim 15 , wherein the monitoring and control system:

determines phase angle (θ) between each pair of detected first and second RF voltages and RF currents;

determines a first impedance at an output of the RF impedance matching network;

determines second impedances of each of the plurality of adjustable impedance circuits; and

controls impedance adjustments of the plurality of adjustable impedance circuits.

17. The plasma processing system of claim 16 , wherein the monitoring and control system adjusts the second impedances of the plurality of adjustable impedance circuits to be proportional to the first impedance of the RF impedance matching network.

18. The plasma processing system of claim 16 , wherein the monitoring and control system remotely controls adjustment of each of the plurality of adjustable impedance circuits.

19. The plasma processing system of claim 15 , wherein the monitoring and control system comprises a microcontroller having:

a memory;

digital signal processing capabile of performing complex mathematical calculations and Fourier transform (FFT) capabilities;

general purpose inputs and outputs (GPIO) adapted for coupling to the plurality of inputs and the plurality of outputs; and

a communications interface for communicating with a master control system and a user interface.

20. The plasma processing system of claim 15 , wherein the communications interface is adapted for communicating with Ethernet for Control Automation Technology (EtherCAT).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2023
From: YE, ZHENG JOHN; LAM, ANDREW C.; ZHAO, ZEQIONG; ZHOU, JIANHUA; AN, HSHIANG; ANWAR, SUHAIL; NAKAJIMA, YOSHITAKE; CHANG, WILLIAM
To: APPLIED MATERIALS, INC.
Reel/Frame 062323/0586 →
Continuity (2)
Related Publication 20240136160A1 · Apr 25, 2024
Related Publication 20240234105A9 · Jul 11, 2024
References Cited (27)
US 5474648A · Patrick · 1995 [cited by examiner]
US 5886865A · Parkhe · 1999 [cited by examiner]
US 6100773A · Nakamichi et al. · 2000 [cited by applicant]
US 6898064B1 · Berman · 2005 [cited by examiner]
US 7813103B2 · Shannon et al. · 2010 [cited by applicant]
US 8111499B2 · Ni et al. · 2012 [cited by applicant]
US 10228414B2 · Buffa et al. · 2019 [cited by applicant]
US 10804076B2 · Yamazawa et al. · 2020 [cited by applicant]
US 20080099450A1 · Lewington et al. · 2008 [cited by applicant]
US 20080302955A1 · Dzengeleski · 2008 [cited by examiner]
US 20090097185A1 · Shannon et al. · 2009 [cited by applicant]
US 20090159439A1 · Pipitone · 2009 [cited by examiner]
US 20110058302A1 · Valcore, Jr. et al. · 2011 [cited by applicant]
US 20140097175A1 · Yu · 2014 [cited by examiner]
US 20150180503A1 · Schubert · 2015 [cited by examiner]
US 20170076921A1 · Sakiyama · 2017 [cited by examiner]
US 20180342375A1 · Nguyen · 2018 [cited by examiner]
US 20190382891A1 · Shao · 2019 [cited by examiner]
US 20200347499A1 · Anwar et al. · 2020 [cited by applicant]
US 20210090777A1 · Kudela et al. · 2021 [cited by applicant]
US 20210202209A1 · Van Zyl · 2021 [cited by examiner]
US 20220230850A1 · Mopidevi · 2022 [cited by examiner]
US 20230067745A1 · Liu · 2023 [cited by examiner]
US 20240094273A1 · Guo · 2024 [cited by examiner]
US 20240136160A1 · Ye · 2024 [cited by examiner]
KR 1020200069284A · 2020 [cited by applicant]
International Search Report and Written Opinion dated Feb. 7, 2024 for Application No. PCT/US2023/077133. [cited by applicant]