IP Library › Granted Patent US 12,520,499
Granted Patent B2
US 12,520,499 · App. 17/472,414 · Granted Jan 6, 2026

Magnetic memory device and manufacturing method of magnetic memory device

Inventor: Kenichi Yoshino (Seongnam-si, KR)
Assignee: Kioxia Corporation
H10B61/10G11C11/161H10N50/01H10N50/10H10N50/85G11C11/1655G11C11/1673G11C11/1675
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,520,499
App. No.
17/472,414
Granted
Jan 6, 2026
Kind
B2
Abstract

According to one embodiment, a magnetic memory device comprises a first conductor, a second conductor, a third conductor, a fourth conductor, a first layer stack, a second layer stack, and a third layer stack. The first layer stack, the second layer stack, and the third layer stack are arranged between the first conductor and the third conductor, between the first conductor and the fourth conductor, and between the second conductor and the third conductor, respectively. A height from a first portion to a first plane and a height from a second portion to the first plane are within a first range, the first portion being between the first layer stack and the third layer stack, and the second portion being between the second layer stack and the third layer stack.

Claims (57)

1 . A magnetic memory device comprising:

a first conductor and a second conductor each extending in a first direction and being separated from each other and aligned in a second direction that intersects the first direction;

a third conductor and a fourth conductor each extending in the second direction, the third conductor and the fourth conductor being arranged above the first conductor and the second conductor and being separated from each other and aligned in the first direction;

a first layer stack arranged between the first conductor and the third conductor, and including a first magnetoresistive effect element;

a second layer stack arranged between the first conductor and the fourth conductor, and including a second magnetoresistive effect element;

a third layer stack arranged between the second conductor and the third conductor, and including a third magnetoresistive effect element; and

an insulator arranged between the first conductor and the second conductor, a position of the insulator in a third direction that intersects both the first direction and the second direction being lower than positions of the first layer stack, the second layer stack, and the third layer stack in the third direction,

wherein:

a shape of the first layer stack is circular when viewed along the third direction,

a shape of the second layer stack is circular when viewed along the third direction,

a shape of the third layer stack is circular when viewed along the third direction,

a top surface of the first layer stack, a top surface of the second layer stack, and a top surface of the third layer stack are on a same first plane extending along the first direction and the second direction,

the insulator includes a first portion between the first layer stack and the third layer stack, and a second portion between the second layer stack and the third layer stack,

the first conductor includes a third portion between the first layer stack and the second layer stack,

a first distance from a top surface of the first portion to the first plane, a second distance from a top surface of the second portion to the first plane, and a third distance from a top surface of the third portion to the first plane are substantially equal, and

a height of a top surface of a first portion of the first conductor that overlaps with the first layer stack along the third direction is greater than a height of the top surface of the third portion, and

a height of a top surface of a second portion of the first conductor that overlaps with the second layer stack along the third direction is greater than the height of the top surface of the third portion.

2 . The device of claim 1 , wherein a distance between the first layer stack and the second layer stack is 50 nanometers or smaller.

3 . The device of claim 2 , wherein:

the first magnetoresistive effect element includes a first ferromagnetic layer, a second ferromagnetic layer, and a non-magnetic layer between the first ferromagnetic layer and the second ferromagnetic layer, and

an outer diameter of the circular shape in the non-magnetic layer is 20 nanometers or smaller.

4 . The device of claim 3 , wherein the non-magnetic layer includes a magnesium (Mg) oxide.

5 . The device of claim 4 , wherein the first ferromagnetic layer and the second ferromagnetic layer include at least one element selected from iron (Fe), cobalt (Co), and nickel (Ni).

6 . The device of claim 5 , wherein the first ferromagnetic layer takes a first resistance value in accordance with a first current flowing from the first ferromagnetic layer to the second ferromagnetic layer, and takes a second resistance value in accordance with a second current flowing from the second ferromagnetic layer to the first ferromagnetic layer.

7 . The device of claim 6 , wherein the first resistance value is smaller than the second resistance value.

8 . The device of claim 1 , wherein the first layer stack further includes a switching element serially connected to the first magnetoresistive effect element.

9 . The device of claim 1 , wherein:

a position of the top surface of each of the first and second portions along the third direction is below a position of an uppermost surface of the insulator along the third direction, and

a position of the top surface of the third portion along the third direction is below a position of an uppermost surface of the first conductor along the third direction.

10 . A magnetic memory device comprising:

a first conductor and a second conductor each extending in a first direction and being separated from each other and aligned in a second direction that intersects the first direction;

a third conductor and a fourth conductor each extending in the second direction, the third conductor and the fourth conductor being arranged above the first conductor and the second conductor and being separated from each other and aligned in the first direction;

a first layer stack arranged between the first conductor and the third conductor, and including a first magnetoresistive effect element;

a second layer stack arranged between the first conductor and the fourth conductor, and including a second magnetoresistive effect element;

a third layer stack arranged between the second conductor and the third conductor, and including a third magnetoresistive effect element; and

an insulator arranged between the first conductor and the second conductor, a position of the insulator in a third direction that intersects both the first direction and the second direction being lower than positions of the first layer stack, the second layer stack, and the third layer stack in the third direction,

wherein:

a shape of the first layer stack is circular when viewed along the third direction,

a shape of the second layer stack is circular when viewed along the third direction,

a shape of the third layer stack is circular when viewed along the third direction,

a top surface of the first layer stack, a top surface of the second layer stack, and a top surface of the third layer stack are on a same first plane extending along the first direction and the second direction,

the insulator includes a first portion between the first layer stack and the third layer stack, a second portion between the second layer stack and the third layer stack, and a third portion between the first layer stack and the second layer stack and above the first conductor, and

a first distance from a top surface of the first portion to the first plane, a second distance from a top surface of the second portion to the first plane, and a third distance from a top surface of the third portion to the first plane are substantially equal.

11 . A magnetic memory device comprising:

a first conductor and a second conductor each extending in a first direction and being separated from each other and aligned in a second direction that intersects the first direction;

a third conductor and a fourth conductor each extending in the second direction, the third conductor and the fourth conductor being arranged above the first conductor and the second conductor and being separated from each other and aligned in the first direction;

a first layer stack arranged between the first conductor and the third conductor, and including a first magnetoresistive effect element;

a second layer stack arranged between the first conductor and the fourth conductor, and including a second magnetoresistive effect element;

a third layer stack arranged between the second conductor and the third conductor, and including a third magnetoresistive effect element; and

an insulator arranged between the first conductor and the second conductor, a position of the insulator in a third direction that intersects both the first direction and the second direction being lower than positions of the first layer stack, the second layer stack, and the third layer stack in the third direction,

wherein:

a shape of the first layer stack is circular when viewed along the third direction,

a shape of the second layer stack is circular when viewed along the third direction,

a shape of the third layer stack is circular when viewed along the third direction,

a height of the insulator in the third direction from a bottom surface to a top surface thereof varies along a length of the insulator in the second direction so as to include at least two different heights,

a height of the first conductor in the third direction from a bottom surface to a top surface thereof varies along a length of the first conductor in the first direction so as to include at least two different heights, and

the first conductor has a substantially same thickness along a length of the first conductor in the second direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2021
From: YOSHINO, KENICHI
To: KIOXIA CORPORATION
Reel/Frame 057769/0543 →
Priority Claims (1)
JP 2021-042396 · Mar 16, 2021 · national
Continuity (1)
Related Publication 20220302373A1 · Sep 22, 2022
References Cited (47)
US 6929957B2 · Min et al. · 2005 [cited by applicant]
US 7306954B2 · Nejad et al. · 2007 [cited by applicant]
US 7507253B2 · Nordquist · 2009 [cited by applicant]
US 8023315B2 · Fukami · 2011 [cited by examiner]
US 8912013B2 · Zhu · 2014 [cited by examiner]
US 8995181B2 · Watanabe · 2015 [cited by examiner]
US 9461240B2 · Sawada · 2016 [cited by examiner]
US 9608039B1 · Apalkov et al. · 2017 [cited by applicant]
US 9947862B2 · Watanabe · 2018 [cited by examiner]
US 10026888B2 · Ochiai · 2018 [cited by examiner]
US 10170519B2 · Eeh · 2019 [cited by examiner]
US 10263178B2 · Sawada et al. · 2019 [cited by applicant]
US 10388343B2 · Oikawa et al. · 2019 [cited by applicant]
US 10468170B2 · Eeh et al. · 2019 [cited by applicant]
US 10840434B2 · Kitagawa et al. · 2020 [cited by applicant]
US 10873021B2 · Eeh et al. · 2020 [cited by applicant]
US 11127445B2 · Eeh et al. · 2021 [cited by applicant]
US 20140284534A1 · Nagase · 2014 [cited by examiner]
US 20140319634A1 · Shukh · 2014 [cited by examiner]
US 20150069554A1 · Nakayama · 2015 [cited by examiner]
US 20160118442A1 · Kim · 2016 [cited by examiner]
US 20160130693A1 · Sawada · 2016 [cited by examiner]
US 20160190437A1 · Hu · 2016 [cited by examiner]
US 20160301000A1 · Kim · 2016 [cited by examiner]
US 20170263680A1 · Yoshino · 2017 [cited by examiner]
US 20170263858A1 · Sonoda · 2017 [cited by examiner]
US 20180019281A1 · Lee · 2018 [cited by examiner]
US 20180076262A1 · Eeh et al. · 2018 [cited by applicant]
US 20180277745A1 · Oikawa et al. · 2018 [cited by applicant]
US 20180366642A1 · Yang · 2018 [cited by examiner]
US 20190019841A1 · Eeh et al. · 2019 [cited by applicant]
US 20190096461A1 · Koike · 2019 [cited by examiner]
US 20190287592A1 · Matsunami · 2019 [cited by examiner]
US 20200083285A1 · Nagase et al. · 2020 [cited by applicant]
US 20200294567A1 · Oikawa · 2020 [cited by examiner]
US 20200302987A1 · Sawada et al. · 2020 [cited by applicant]
US 20210074908A1 · Oikawa et al. · 2021 [cited by applicant]
US 20210074911A1 · Isoda et al. · 2021 [cited by applicant]
US 20210083170A1 · Sawada et al. · 2021 [cited by applicant]
US 20210288243A1 · Ochiai et al. · 2021 [cited by applicant]
JP 5177938B2 · 2004 [cited by applicant]
JP 5696909B2 · 2015 [cited by applicant]
JP 2021145025A · 2021 [cited by applicant]
U.S. Appl. No. 17/349,203, First Named Inventor: Naoki Akiyama; Title: “Magnetoresistance Memory Device and Method of Manufacturing Magnetoresistance Memory Device”; Filed: Jun. 16, 2021. [cited by applicant]
U.S. Appl. No. 17/199,593, First Named Inventor: Kenichi Yoshino; Title: “Magnetic Memory Device and Method for Manufacturing the Same”; Filed: Mar. 12, 2021. [cited by applicant]
U.S. Appl. No. 17/471,327, First Named Inventor: Takao Ochiai; Title: “Magnetoresistance Memory Device and Method of Manufacturing Magnetoresistance Memory Device”; Filed: Sep. 10, 2021. [cited by applicant]
U.S. Appl. No. 17/472,395, First Named Inventor: Naoki Akiyama; Title: “Magnetoresistance Memory Device and Method of Manufacturing Magnetoresistance Memory Device”; Filed: Sep. 10, 2021. [cited by applicant]