Semiconductor device

Inventors: Shunpei Yamazaki (Tokyo, JP); Tatsuya Onuki (Kanagawa, JP)

Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.

G11C11/221 G11C5/10 H10B51/10 H10B51/20 H10B53/10 H10B53/20 H10D30/6755

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 12,537,039
App. No.: 18/035,013
Granted: Jan 27, 2026
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

A semiconductor device with a novel structure is provided. The semiconductor device includes a plurality of memory cells each including a transistor and a capacitor, and capacitors included in adjacent memory cells are provided to overlap with each other. A first capacitor included in a first memory cell is provided so as to partly overlap with a second memory cell adjacent to the first memory cell. A second capacitor included in a second memory cell and the first capacitor are provided over different layers. The second capacitor is provided so as to partly overlap with the first memory cell. The first capacitor and the second capacitor include a region where they overlap with each other. The first and second capacitors include a ferroelectric. The ferroelectric preferably includes hafnium, zirconium, or at least one element selected from Group III-V elements. The transistor preferably includes an oxide semiconductor in a semiconductor layer where a channel is formed.

Claims (67)

1 . A semiconductor device comprising:

first to fourth transistors; and

first to fourth capacitors,

wherein each of the first to fourth transistors comprises an oxide semiconductor in a semiconductor layer where a channel is formed,

wherein the oxide semiconductor comprises at least one of indium and zinc,

wherein the first transistor is electrically connected to the first capacitor,

wherein the second transistor is electrically connected to the second capacitor,

wherein the third transistor is electrically connected to the third capacitor,

wherein the fourth transistor is electrically connected to the fourth capacitor,

wherein the first to fourth capacitors are provided above the first to fourth transistors,

wherein each of the first to fourth capacitors comprises a ferroelectric,

wherein the third capacitor and the fourth capacitor are provided over the same layer, and

wherein the first to third capacitors comprise a region where they overlap with each other.

2 . A semiconductor device comprising:

first to fourth transistors;

first to fourth capacitors; and

first to fourth wirings,

wherein a gate of each of the first and third transistors is electrically connected to the first wiring,

wherein a gate of each of the second and fourth transistors is electrically connected to the second wiring,

wherein one of a source and a drain of the first transistor is electrically connected to the first capacitor,

wherein one of a source and a drain of the second transistor is electrically connected to the second capacitor,

wherein one of a source and a drain of the third transistor is electrically connected to the third capacitor,

wherein one of a source and a drain of the fourth transistor is electrically connected to the fourth capacitor,

wherein the other of the source and the drain of each of the first and second transistors is electrically connected to the third wiring,

wherein the other of the source and the drain of each of the third and fourth transistors is electrically connected to the fourth wiring,

wherein the third capacitor and the fourth capacitor are provided over the same layer, and

wherein the first to third capacitors comprise a region where they overlap with each other.

3 . A semiconductor device comprising: