IP Library Granted Patent US 8,759,155
Granted Patent B2
US 8,759,155 · App. 13/782,618 · Granted Jun 24, 2014

Semiconductor device and method of forming insulating layer disposed over the semiconductor die for stress relief

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,759,155
App. No.
13/782,618
Granted
Jun 24, 2014
Kind
B2
Abstract

A semiconductor device has a semiconductor die and conductive layer formed over a surface of the semiconductor die. A first channel can be formed in the semiconductor die. An encapsulant is deposited over the semiconductor die. A second channel can be formed in the encapsulant. A first insulating layer is formed over the semiconductor die and first conductive layer and into the first channel. The first insulating layer extends into the second channel. The first insulating layer has characteristics of tensile strength greater than 150 MPa, elongation between 35-150%, and thickness of 2-30 micrometers. A second insulating layer can be formed over the semiconductor die prior to forming the first insulating layer. An interconnect structure is formed over the semiconductor die and encapsulant. The interconnect structure is electrically connected to the first conductive layer. The first insulating layer provides stress relief during formation of the interconnect structure.

Claims (50)

1. A method of making a semiconductor device, comprising:

providing a first semiconductor die;

forming a first insulating layer over the first semiconductor die;

depositing an encapsulant around the first semiconductor die;

forming a second insulating layer over the first semiconductor die; and

forming a conductive layer over the second insulating layer and encapsulant, wherein the second insulating layer provides stress relief for the conductive layer.

2. The method of claim 1 , further including:

forming a channel in the first semiconductor die; and

forming the second insulating layer into the channel.

3. The method of claim 1 , further including:

forming a channel in the encapsulant; and

forming the second insulating layer into the channel.

4. The method of claim 1 , further including removing a portion of the second insulating layer by laser direct ablation.

5. The method of claim 1 , further including disposing a second semiconductor die side-by-side with the first semiconductor die within the semiconductor device.

6. A method of making a semiconductor device, comprising:

providing a semiconductor die;

depositing an encapsulant around the semiconductor die;

forming a first insulating layer over the semiconductor die; and

forming an interconnect structure over the first insulating layer and encapsulant, wherein the first insulating layer provides stress relief.

7. The method of claim 6 , further including forming a first conductive layer over the semiconductor die.

8. The method of claim 6 , further including:

forming a channel in the semiconductor die; and

forming the first insulating layer into the channel.

9. The method of claim 6 , further including:

forming a channel in the encapsulant; and

forming the first insulating layer into the channel.

10. The method of claim 6 , further including forming a second insulating layer over the semiconductor die prior to forming the first insulating layer.

11. The method of claim 6 , further including removing a portion of the first insulating layer by laser direct ablation.

12. The method of claim 6 , further including removing a portion of the encapsulant to a level below the first insulating layer.

13. A semiconductor device, comprising:

a semiconductor die;

a first conductive layer formed over the semiconductor die;

an encapsulant deposited around the semiconductor die;

a stress relief layer formed over the semiconductor die; and

an interconnect structure formed over the stress relief layer and encapsulant.

14. The semiconductor device of claim 13 , further including a channel in the semiconductor die, wherein the stress relief layer is formed into the channel.

15. The semiconductor device of claim 13 , further including a channel in the encapsulant, wherein the stress relief layer is formed into the channel.

16. The semiconductor device of claim 13 , further including a channel in the semiconductor die and encapsulant, wherein the stress relief layer is formed into the channel.

17. The semiconductor device of claim 13 , further including an insulating layer formed over the semiconductor die.

18. The semiconductor device of claim 13 , wherein a portion of the encapsulant is removed to a level below the stress relief layer.

19. A semiconductor device, comprising:

a semiconductor die;

a first insulating layer formed over the semiconductor die;

an encapsulant deposited around the semiconductor die and first insulating layer; and

an interconnect structure formed over the first insulating layer and encapsulant.

20. The semiconductor device of claim 19 , wherein the first insulating layer provides stress relief.

21. The semiconductor device of claim 19 , further including a first conductive layer formed over the semiconductor die.

22. The semiconductor device of claim 19 , further including a channel in the semiconductor die, wherein the first insulating layer is formed into the channel.

23. The semiconductor device of claim 19 , further including a channel in the encapsulant, wherein the first insulating layer is formed into the channel.

24. The semiconductor device of claim 19 , further including a second insulating layer formed over the semiconductor die.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON COVERSHEET FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED ON REEL 038378 FRAME 0418. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064908/0920 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0208. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0387 →
RELEASE OF SECURITY INTEREST Recorded Jun 17, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 053511/0298 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0208 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0360 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0418 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →