IP Library Granted Patent US 9,093,415
Granted Patent B2
US 9,093,415 · App. 14/037,110 · Granted Jul 28, 2015

Integrated circuit packaging system with heat spreader and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,093,415
App. No.
14/037,110
Granted
Jul 28, 2015
Kind
B2
Abstract

An integrated circuit packaging system, and method of manufacture therefor, includes: a substrate; a mold cap formed on the substrate; fiducial mark inscribed in the mold cap; a thermal interface material applied over the substrate and referenced by the fiducial mark; and a heat spreader, mounted on the thermal interface material, precisely positioned by a position notch aligned relative to the fiducial mark.

Claims (45)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate;

forming a mold cap, on the substrate;

inscribing a fiducial mark in the mold cap;

positioning a thermal interface material, applied over the substrate, referenced by the fiducial mark; and

mounting a heat spreader, on the thermal interface material, precisely positioned by aligning a position notch relative to the fiducial mark, the heat spreader having a bottom surface above a top surface of the mold cap and a portion of thermal interface material exposed from the heat spreader and the mold cap.

2. The method as claimed in claim 1 further comprising mounting a flip chip integrated circuit, having a flip chip back-side, on the substrate; and

wherein:

forming the mold cap includes forming the mold cap, on the flip chip integrated circuit, to be coplanar with the flip chip back-side.

3. The method as claimed in claim 1 wherein positioning the thermal interface material referenced by the fiducial mark includes forming a measured pattern precisely positioned between three of the fiducial mark.

4. The method as claimed in claim 1 wherein inscribing the fiducial mark in the mold cap includes forming a recessed shape by a laser marking device.

5. The method as claimed in claim 1 further comprising coupling discrete components to the substrate and under the mold cap.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate, having a component side;

forming a mold cap, on the component side of the substrate;

inscribing a fiducial mark in the mold cap;

positioning a thermal interface material referenced by the fiducial mark including applying a measured shape; and

mounting a heat spreader, on the thermal interface material, precisely positioned by aligning a position notch relative to the fiducial mark including compressing the measured shape between the heat spreader and the mold cap, the heat spreader having a bottom surface above a to surface of the mold cap and a portion of thermal interface material exposed from the heat spreader and the mold cap.

7. The method as claimed in claim 6 further comprising mounting a flip chip integrated circuit, having a flip chip back-side, on the substrate including reflowing chip interconnects between the flip chip integrated circuit and the substrate; and

wherein:

forming the mold cap includes forming the mold cap, on the flip chip integrated circuit and around the chip interconnects, to be coplanar with the flip chip back-side.

8. The method as claimed in claim 6 wherein positioning the thermal interface material referenced by the fiducial mark includes forming a measured pattern on a flip chip back-side surrounded by the mold cap.

9. The method as claimed in claim 6 wherein inscribing the fiducial mark in the mold cap includes forming a recessed shape by a laser marking device or a mask having patterned openings.

10. The method as claimed in claim 6 further comprising coupling discrete components on the substrate and under the mold cap including reflowing a connective solder between the discrete components and a signal coupling path within the substrate.

11. An integrated circuit packaging system comprising:

a substrate;

a mold cap formed on the substrate;

a fiducial mark inscribed in the mold cap;

a thermal interface material applied over the substrate and referenced by the fiducial mark; and

a heat spreader, mounted on the thermal interface material, precisely positioned by a position notch aligned relative to the fiducial mark, the heat spreader having a bottom surface above a top surface of the mold cap and a portion of thermal interface material exposed from the heat spreader and the mold cap.

12. The system as claimed in claim 11 further comprising mounting a flip chip integrated circuit, having a flip chip back-side, on the substrate; and

wherein:

the mold cap formed on the substrate, includes the mold cap on the flip chip integrated circuit, to be coplanar with the flip chip back-side.

13. The system as claimed in claim 11 wherein the thermal interface material applied over the substrate and referenced by three of the fiducial mark includes a measured pattern precisely positioned between the fiducial mark.

14. The system as claimed in claim 11 wherein the fiducial mark inscribed in the mold cap includes a recessed shape formed by a laser marking device.

15. The system as claimed in claim 11 further comprising discrete components coupled to the substrate and under the mold cap.

16. The system as claimed in claim 11 further comprising:

a component side of the substrate includes the mold cap formed thereon; and

a measured shape of the thermal interface material applied in a position referenced by the fiducial mark includes the measured shape compressed between the heat spreader and the mold cap.

17. The system as claimed in claim 16 further comprising a flip chip integrated circuit, having a flip chip back-side, mounted on the substrate includes chip interconnects between the flip chip integrated circuit and the substrate; and

wherein:

the mold cap formed on the substrate includes the mold cap formed, on the flip chip integrated circuit and around the chip interconnects, to be coplanar with the flip chip back-side.

18. The system as claimed in claim 16 wherein the thermal interface material applied over the substrate and referenced by the fiducial mark includes a measured pattern, precisely positioned between three of the fiducial mark, on a flip chip back-side surrounded by the mold cap.

19. The system as claimed in claim 16 wherein the fiducial mark inscribed in the mold cap includes a recessed shape formed by a laser marking device or etched with or a mask having patterned openings.

20. The system as claimed in claim 16 further comprising discrete components coupled to the substrate and under the mold cap includes a connective solder between the discrete components and a signal coupling path within the substrate.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0400. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0593 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052950/0497 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0400 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THIRD INVENTOR'S NAME HEESO LEE PREVIOUSLY RECORDED ON REEL 031281 FRAME 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 21, 2013
From: KIM, OH HAN; JUNG, SEIL; LEE, HEESOO; CHUNG, JAE HAN; KIM, YOUNGCHUL
To: STATS CHIPPAC LTD.
Reel/Frame 031448/0284 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2013
From: KIM, OH HAN; JUNG, SEIL; LEE, HEESO; CHUNG, JAE HAN; KIM, YOUNGCHUL
To: STATS CHIPPAC LTD.
Reel/Frame 031281/0302 →