IP Library › Granted Patent US 12,268,029
Granted Patent B2
US 12,268,029 · App. 17/845,871 · Granted Apr 1, 2025

Method for manufacturing semiconductor device

Inventor: Jhen-Yu Tsai (Kaohsiung, TW)
Assignee: NANYA TECHNOLOGY CORPORATION
H10D64/513H10B12/053H10B12/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,268,029
App. No.
17/845,871
Granted
Apr 1, 2025
Kind
B2
Abstract

A method for manufacturing a semiconductor device is provided. The method includes forming a trench in a substrate; disposing an upper gate electrode in the trench; disposing a first dielectric layer on the upper gate electrode in the trench; and disposing a capping layer on the first dielectric layer in the trench.

Claims (18)

1. A method of manufacturing a semiconductor device, comprising:

forming a trench in a substrate;

disposing an upper gate electrode in the trench;

disposing a first dielectric layer on the upper gate electrode in the trench;

disposing a capping layer on the first dielectric layer in the trench;

disposing a material of the capping layer on the first dielectric layer; and

partially removing the material of the capping layer to expose a portion of the first dielectric layer.

2. The method of claim 1 , further comprising:

forming a lower barrier layer in the trench; and

disposing a lower gate electrode on the lower barrier layer in the trench.

3. The method of claim 2 , further comprising:

disposing a second dielectric layer on the lower gate electrode in the trench.

4. The method of claim 3 , further comprising:

forming an upper barrier layer between the upper gate electrode and the second dielectric layer.

5. The method of claim 3 , further comprising:

disposing a material of the upper gate electrode on the second dielectric layer; and

partially removing the material of the upper gate electrode to exposed a portion of the second dielectric layer.

6. The method of claim 5 , wherein the first dielectric layer contacts the portion of the second dielectric layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2022
From: TSAI, JHEN-YU
To: NANYA TECHNOLOGY CORPORATION
Reel/Frame 061482/0961 →
Continuity (1)
Related Publication 20230411476A1 · Dec 21, 2023
References Cited (33)
US 11444087B2 · Su · 2022 [cited by examiner]
US 11638375B2 · Su · 2023 [cited by examiner]
US 20130052787A1 · Lee et al. · 2013 [cited by applicant]
US 20150214220A1 · Seo · 2015 [cited by examiner]
US 20170365608A1 · Lee · 2017 [cited by examiner]
US 20180053769A1 · Kim · 2018 [cited by examiner]
US 20210183689A1 · Kang et al. · 2021 [cited by applicant]
US 20210335792A1 · Su · 2021 [cited by examiner]
US 20220077154A1 · Kim et al. · 2022 [cited by applicant]
US 20220102355A1 · Su · 2022 [cited by examiner]
US 20230006046A1 · Huh · 2023 [cited by examiner]
US 20230282518A1 · Kim · 2023 [cited by examiner]
US 20230290848A1 · Kim · 2023 [cited by examiner]
US 20230328970A1 · Lai · 2023 [cited by examiner]
US 20230403844A1 · Kim · 2023 [cited by examiner]
US 20230411475A1 · Tsai · 2023 [cited by examiner]
US 20230411476A1 · Tsai · 2023 [cited by examiner]
US 20240014278A1 · Tsai · 2024 [cited by examiner]
US 20240014314A1 · Tsai · 2024 [cited by examiner]
US 20240015947A1 · Tsai · 2024 [cited by examiner]
US 20240015951A1 · Tsai · 2024 [cited by examiner]
US 20240021690A1 · Tsai · 2024 [cited by examiner]
US 20240021691A1 · Tsai · 2024 [cited by examiner]
US 20240098978A1 · Tsai · 2024 [cited by examiner]
US 20240098979A1 · Tsai · 2024 [cited by examiner]
US 20240105773A1 · Yu · 2024 [cited by examiner]
US 20240147700A1 · Kang · 2024 [cited by examiner]
US 20240357802A1 · Park · 2024 [cited by examiner]
US 20240371959A1 · Chang · 2024 [cited by examiner]
CN 117276327A · 2023 [cited by examiner]
TW 202220172A · 2022 [cited by applicant]
TW 202224188A · 2022 [cited by applicant]
TW 202431947A · 2024 [cited by examiner]