IP Library › Granted Patent US 12,255,241
Granted Patent B2
US 12,255,241 · App. 18/302,434 · Granted Mar 18, 2025

Low-k feature formation processes and structures formed thereby

Inventors: Wan-Yi Kao (Baoshan Township, TW); Chung-Chi Ko (Nantou, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L29/41791H01L21/28194H01L21/823431H01L21/823468H01L27/0886H01L29/66795H01L29/785H01L21/823437H01L2029/7858
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,255,241
App. No.
18/302,434
Granted
Mar 18, 2025
Kind
B2
Abstract

Embodiments of the present disclosure relate to a method of forming a low-k dielectric material, for example, a low-k gate spacer layer in a FinFET device. The low-k dielectric material may be formed using a precursor having a general chemical structure comprising at least one carbon atom bonded between two silicon atoms. A target k-value of the dielectric material may be achieved by controlling carbon concentration in the dielectric material.

Claims (31)

1. A semiconductor device comprising:

a gate electrode over a semiconductor fin over a substrate; and

a spacer located adjacent to the gate electrode, wherein at least a portion of the spacer has a density of between 1 g/cm 3 and 3 g/cm 3 , a non-zero carbon concentration less than 30 at. % and a non-zero nitrogen concentration of less than 3 at. %.

2. The semiconductor device of claim 1 , wherein the spacer has a constant carbon concentration throughout the spacer.

3. The semiconductor device of claim 2 , wherein the spacer has a constant k-value throughout the spacer.

4. The semiconductor device of claim 3 , wherein the spacer has a constant density throughout the spacer.

5. The semiconductor device of claim 1 , wherein the spacer has a decreasing k-value as the spacer extends away from the gate electrode.

6. The semiconductor device of claim 5 , wherein the spacer has an increasing carbon concentration as the spacer extends away from the gate electrode.

7. The semiconductor device of claim 6 , wherein the spacer has a decreasing k-value as the spacer extends away from the gate electrode.

8. A semiconductor device comprising:

a dielectric material over a semiconductor fin over a substrate, the dielectric material having a density of between 1 g/cm 3 and 3 g/cm 3 , a non-zero carbon concentration less than 30 at. % and a non-zero nitrogen concentration of less than 3 at. %;

a gate dielectric adjacent to the dielectric material; and

a gate electrode adjacent to the gate dielectric.

9. The semiconductor device of claim 8 , wherein the dielectric material comprises:

a first region with a first carbon concentration in a range from o at. % to 5 at. %;

a second region with a second carbon concentration in a range from 5 at. % to 10 at. %; and

a third region with a third carbon concentration in a range 10 at. % to 20 at. %.

10. The semiconductor device of claim 9 , wherein the first region has a first density in a range from 2 g/cm 3 to 2.5 g/cm 3 , the second region has a second density in a range from 1.8 g/cm 3 to 2 g/cm 3 , and the third region has a third density in a range from 1.5 g/cm 3 to 1.8 g/cm 3 .

11. The semiconductor device of claim 10 , wherein the first region has a first k-value in a range from 3.9 to 5, the second region has a second k-value in a range from 3.7 to 3.9, and the third region has a third k-value in a range from 3.0 to 3.7.

12. The semiconductor device of claim 8 , wherein the dielectric material has a thickness in a range from 10 Å to 70 Å.

13. The semiconductor device of claim 12 , wherein the gate dielectric is located between the gate electrode and the dielectric material.

14. The semiconductor device of claim 8 , wherein the dielectric material has a constant carbon concentration, k-value, and density throughout the dielectric material.

15. A semiconductor device comprising:

a gate structure over a semiconductor fin;

a gate contact adjacent to the gate structure; and

at least one dielectric material located between the gate structure and the gate contact, the at least one dielectric material having a density of between 1 g/cm 3 and 3 g/cm 3 , a non-zero carbon concentration less than 30 at. % and a non-zero nitrogen concentration of less than 3 at. %.

16. The semiconductor device of claim 15 , wherein the gate structure is separated from the gate contact by a first distance and the at least one dielectric material has a first thickness that is between 30% and 40% of the first distance.

17. The semiconductor device of claim 16 , wherein the first thickness is between 10 Å and 70 Å.

18. The semiconductor device of claim 17 , wherein the first thickness is between 10 Å and 40 Å.

19. The semiconductor device of claim 15 , wherein the at least one dielectric material has a conformity greater than 95%.

20. The semiconductor device of claim 15 , wherein the at least one dielectric material comprises silicon oxycarbide.

Continuity (5)
Continuation 17222303 · Apr 5, 2021
Continuation 16715899 · Dec 16, 2019
Continuation 15994561 · May 31, 2018
Provisional Application 62591316 · Nov 28, 2017
Related Publication 20230275136A1 · Aug 31, 2023
References Cited (27)
US 9472628B2 · Cheng et al. · 2016 [cited by applicant]
US 9559184B2 · Ching et al. · 2017 [cited by applicant]
US 10510852B2 · Kao · 2019 [cited by examiner]
US 10971589B2 · Kao et al. · 2021 [cited by applicant]
US 20080124946A1 · Xiao et al. · 2008 [cited by applicant]
US 20100015816A1 · Chan et al. · 2010 [cited by applicant]
US 20110204492A1 · Xie et al. · 2011 [cited by applicant]
US 20150252477A1 · Nguyen et al. · 2015 [cited by applicant]
US 20150311060A1 · Sano et al. · 2015 [cited by applicant]
US 20160372567A1 · Tak · 2016 [cited by examiner]
US 20170148797A1 · Kim et al. · 2017 [cited by applicant]
US 20180202042A1 · Fafard et al. · 2018 [cited by applicant]
US 20180323276A1 · Kang · 2018 [cited by examiner]
US 20180358436A1 · Jambunathan et al. · 2018 [cited by applicant]
US 20190040279A1 · Khandelwal et al. · 2019 [cited by applicant]
US 20190067445A1 · Ching et al. · 2019 [cited by applicant]
US 20200152750A1 · Morrow · 2020 [cited by examiner]
CN 101275219A · 2008 [cited by applicant]
CN 102099897A · 2011 [cited by applicant]
CN 102763200A · 2012 [cited by applicant]
CN 103383918A · 2013 [cited by applicant]
CN 104900513A · 2015 [cited by applicant]
CN 106252410A · 2016 [cited by applicant]
WO 2016126911A2 · 2016 [cited by applicant]
WO 2017007986A1 · 2017 [cited by applicant]
WO 2017111850A1 · 2017 [cited by applicant]
WO 2017115147A2 · 2017 [cited by applicant]