IP Library › Granted Patent US 12,328,908
Granted Patent B2
US 12,328,908 · App. 18/212,018 · Granted Jun 10, 2025

Semiconductor device and method for manufacturing semiconductor device

Inventors: Tetsuya Kakehata (Kanagawa, JP); Yuta Endo (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H10D30/6755H01L21/02178H01L21/02183H01L21/02186H01L21/02266H01L21/0228H10D30/031H10D30/6734H10D62/80H10D99/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,328,908
App. No.
18/212,018
Granted
Jun 10, 2025
Kind
B2
Abstract

A semiconductor device with high on-state current and high reliability is provided. The semiconductor device includes first to fifth insulators, first to third oxides, and first to fourth conductors; the fifth insulator includes an opening in which the second oxide is exposed; the third oxide is placed in contact with a bottom portion of the opening and a side portion of the opening; the second insulator is placed in contact with the third oxide; the third conductor is provided in contact with the second insulator; the third insulator is placed in contact with a top surface of the third conductor and the second insulator; and the fourth conductor is in contact with the third insulator and the top surface of the third conductor and placed in the opening.

Claims (31)

1. A method of manufacturing a semiconductor device, comprising steps of:

forming a first insulator over a substrate;

forming a first oxide film and a first conductive film over the first insulator;

forming a first insulating film and a second insulating film over the first conductive film;

forming an opening reaching the first oxide film in the first conductive film, the first insulating film, and the second insulating film;

forming a third insulating film in the opening;

forming a second conductive film over the third insulating film so that a thickness of the second conductive film at a bottom portion of the opening is larger than a thickness of the second conductive film at a side portion of the opening;

etching the second conductive film at the side portion of the opening so that the second conductive film at the bottom portion of the opening is left;

forming a fourth insulating film over the second conductive film;

forming a third conductive film over the second conductive film; and

performing planarization treatment until the second insulating film is exposed.

2. The method of manufacturing a semiconductor device according to claim 1 , wherein tantalum nitride or titanium nitride is formed for the second conductive film by a sputtering method.

3. The method of manufacturing a semiconductor device according to claim 1 , wherein a metal nitride containing titanium and aluminum is formed for the second conductive film by a sputtering method.

4. The method of manufacturing a semiconductor device according to claim 1 , wherein a metal oxide containing aluminum is formed for the fourth insulating film by an ALD method.

5. The method of manufacturing a semiconductor device according to claim 1 , wherein an insulating film containing silicon and nitrogen is formed for the fourth insulating film by an ALD method.

6. A method of manufacturing a semiconductor device, comprising steps of:

forming a first insulator over a substrate;

forming a first oxide film, a second oxide film, and a first conductive film over the first insulator;

forming a first insulating film to cover side surfaces of the first oxide film, the second oxide film, and the first conductive film;

forming a second insulating film over the first insulating film;

forming an opening reaching the second oxide film in the first conductive film, the first insulating film, and the second insulating film;

forming a third insulating film in the opening;

forming a second conductive film over the third insulating film so that a thickness of the second conductive film at a bottom portion of the opening is larger than a thickness of the second conductive film at a side portion of the opening;

etching the second conductive film at the side portion of the opening so that the second conductive film at the bottom portion of the opening is left;

forming a fourth insulating film and a third conductive film over the second conductive film to fill the opening;

performing planarization treatment until the second insulating film is exposed; and

forming a fifth insulating film in contact with the second insulating film, the third insulating film, the second conductive film, the fourth insulating film, and the third conductive film.

7. The method of manufacturing a semiconductor device according to claim 6 , wherein tantalum nitride or titanium nitride is formed for the second conductive film by a sputtering method.

8. The method of manufacturing a semiconductor device according to claim 6 , wherein a metal nitride containing titanium and aluminum is formed for the second conductive film by a sputtering method.

9. The method of manufacturing a semiconductor device according to claim 6 , wherein a metal oxide containing aluminum is formed for the fourth insulating film by an ALD method.

10. The method of manufacturing a semiconductor device according to claim 6 , wherein an insulating film containing silicon and nitrogen is formed for the fourth insulating film by an ALD method.

Priority Claims (1)
JP 2018-086200 · Apr 27, 2018 · national
Continuity (2)
Division 17048255
Related Publication 20230343856A1 · Oct 26, 2023
References Cited (47)
US 7105868B2 · Nause · 2006 [cited by examiner]
US 7211825B2 · Shih · 2007 [cited by examiner]
US 9449853B2 · Yamamoto · 2016 [cited by examiner]
US 9653487B2 · Yamazaki. et al. · 2017 [cited by applicant]
US 9773919B2 · Sasagawa et al. · 2017 [cited by applicant]
US 9923001B2 · Yamazaki · 2018 [cited by applicant]
US 9935203B2 · Sasagawa et al. · 2018 [cited by applicant]
US 9954003B2 · Matsuda et al. · 2018 [cited by applicant]
US 10181531B2 · Sasagawa · 2019 [cited by examiner]
US 10373981B2 · Yamazaki. et al. · 2019 [cited by applicant]
US 10424676B2 · Sasagawa et al. · 2019 [cited by applicant]
US 10923477B2 · Yamazaki · 2021 [cited by examiner]
US 11133420B2 · Iida · 2021 [cited by examiner]
US 11183600B2 · Yamazaki · 2021 [cited by examiner]
US 20060249780A1 · Mori · 2006 [cited by examiner]
US 20070187760A1 · Furuta · 2007 [cited by examiner]
US 20090283763A1 · Park · 2009 [cited by examiner]
US 20120032730A1 · Koyama · 2012 [cited by applicant]
US 20120146713A1 · Kim · 2012 [cited by examiner]
US 20130092924A1 · Sasagawa et al. · 2013 [cited by applicant]
US 20160218219A1 · Asami · 2016 [cited by examiner]
US 20160276487A1 · Yamazaki · 2016 [cited by examiner]
US 20170012139A1 · Sasagawa et al. · 2017 [cited by applicant]
US 20170025548A1 · Yamazaki · 2017 [cited by examiner]
US 20170125450A1 · Hodo · 2017 [cited by examiner]
US 20170207242A1 · Yamazaki · 2017 [cited by applicant]
US 20170236842A1 · Matsuda · 2017 [cited by examiner]
US 20170309732A1 · Yamazaki · 2017 [cited by examiner]
US 20180166578A1 · Yamazaki · 2018 [cited by examiner]
US 20200211425A1 · Yamazaki et al. · 2020 [cited by applicant]
US 20200381556A1 · Yamazaki et al. · 2020 [cited by applicant]
US 20200402910A1 · Kakehata et al. · 2020 [cited by applicant]
JP 2012257187A · 2012 [cited by applicant]
JP 2015181150A · 2015 [cited by applicant]
JP 2016207759A · 2016 [cited by applicant]
JP 2017045989A · 2017 [cited by applicant]
JP 2017050530A · 2017 [cited by applicant]
JP 2017130654A · 2017 [cited by applicant]
JP 2017147445A · 2017 [cited by applicant]
KR 20170096956A · 2017 [cited by applicant]
KR 20180025942A · 2018 [cited by applicant]
TW 201709348 · 2017 [cited by applicant]
WO WO2017006207A1 · 2017 [cited by applicant]
WO WO2017033102 · 2017 [cited by applicant]
International Search Report (Application No. PCT/IB2019/053112) Dated Jul. 16, 2019. [cited by applicant]
Written Opinion (Application No. PCT/IB2019/053112) Dated Jul. 16, 2019. [cited by applicant]
Matsubayashi, D. et al., “20-nm-node trench-gate-self-aligned crystalline In—Ga—Zn-Oxide FET with high frequency and low off-state current,” IEDM 15: Technical Digest of International Electron Devices Meeting, Dec. 7, 2… [cited by applicant]