IP Library › Granted Patent US 12,444,690
Granted Patent B2
US 12,444,690 · App. 18/416,215 · Granted Oct 14, 2025

Semiconductor devices and methods of manufacturing semiconductor devices

Inventors: Jin Young Khim (Seoul, KR); Won Chul Do (Seoul, KR); Sang Hyoun Lee (Incheon, KR); Ji Hun Yi (Incheon, KR); Ji Yeon Ryu (Incheon, KR)
Assignee: Amkor Technology Singapore Holding Pte. Ltd.
H01L23/5389H01L21/4853H01L21/4857H01L21/561H01L21/565H01L21/568H01L21/6835H01L21/78H01L23/3128H01L23/5383H01L23/5386H01L24/19H01L24/20H01L2221/68372H01L2224/214
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,444,690
App. No.
18/416,215
Filed
Jan 18, 2024
Granted
Oct 14, 2025
Kind
B2
Examiner
VU, VU A
Art Unit
2897
USPC
257/668
Abstract

In one example, a semiconductor device comprises a first substrate comprising a first conductive structure, a first body over the first conductive structure and comprising an inner sidewall defining a cavity in the first body, a first interface dielectric over the first body, and a first internal interconnect in the first body and the first interface dielectric, and coupled with the first conductive structure. The semiconductor device further comprises a second substrate over the first substrate and comprising a second interface dielectric, a second body over the second interface dielectric, and a second conductive structure over the second body and comprising a second internal interconnect in the second body and the second interface dielectric. An electronic component is in the cavity, and the second internal interconnect is coupled with the first internal interconnect. Other examples and related methods are also disclosed herein.

Claims (55)

1. A semiconductor device, comprising:

a first substrate comprising:

a first dielectric structure; and

a first conductive structure through the first dielectric structure and comprising one or more first conductive redistribution layers;

an electronic component over the first substrate, wherein the electronic component is coupled with the first conductive structure;

a second substrate over the electronic component and comprising:

a second dielectric structure; and

a second conductive structure through the second dielectric structure and comprising one or more second conductive redistribution layers;

a conductive pillar coupled between the first conductive structure and the second conductive structure, wherein the conductive pillar comprises a cylindrical structure;

a body extending between the first substrate and the second substrate, wherein the electronic component and the cylindrical structure of the conductive pillar are in the body; and

an underfill between a top side of the first substrate and a bottom side of the electronic component;

wherein the underfill covers a lateral side of a device interconnect on the bottom side of the electronic component and is over a lateral side of the electronic component; and

wherein a top side of the cylindrical structure of the conductive pillar extends into the second dielectric structure of the second substrate.

2. The semiconductor device of claim 1 , wherein the first substrate comprises a redistribution layer (RDL) substrate, the first dielectric structure comprises a first dielectric layer and a second dielectric layer, and one or more of the first conductive redistribution layers comprises a horizontal trace in the first dielectric layer and a vertical via extending from the horizontal trace into the second dielectric layer.

3. The semiconductor device of claim 1 , wherein the first substrate comprises a pre-formed substrate, and one or more of the first conductive redistribution layers comprises a horizontal trace and a vertical trace extending from the vertical trace.

4. The semiconductor device of claim 1 , wherein the first substrate and the second substrate are coreless.

5. The semiconductor device of claim 1 , wherein the first substrate and the second substrate comprise laminate substrates.

6. The semiconductor device of claim 1 , wherein the body is between a top side of the electronic component and the second substrate.

7. The semiconductor device of claim 1 , comprising an additional electronic component on a bottom side of the first substrate and coupled with the first conductive structure.

8. A method to manufacture a semiconductor device, comprising:

providing a bottom substrate comprising a first dielectric structure, a first conductive structure, and a top interconnect at a first side of the bottom substrate;

providing an electronic component over the bottom substrate, wherein the electronic component is coupled with the first conductive structure;

providing a top substrate over the electronic component, wherein the top substrate comprises a second dielectric structure, a second conductive structure, and a bottom interconnect on a first side of the top substrate, wherein the first side of the top substrate is oriented toward the first side of the bottom substrate;

coupling a first end of a pillar to one of the top interconnect of the bottom substrate or the bottom interconnect of the top substrate;

coupling a second end of the pillar to the other of the top interconnect of the bottom substrate or the bottom interconnect of the top substrate;

providing a body between the bottom substrate and the top substrate and around the electronic component and the pillar; and

singulating through the top substrate, the bottom substrate, and the body;

wherein the body is provided after coupling the pillar, and the body contacts the top substrate and the bottom substrate; and

wherein one of the first end of the pillar or the second end of the pillar extends into the second dielectric structure of the top substrate.

9. The method of claim 8 , comprising:

providing an underfill between the first side of the bottom substrate and the electronic component and covering a lateral side of the electronic component.

10. The method of claim 8 , wherein the bottom substrate comprises a redistribution layer (RDL) substrate, the first dielectric structure comprises a first dielectric layer and a second dielectric layer, and the first conductive structure comprises a horizontal trace in the first dielectric layer and a vertical via extending from the horizontal trace into the second dielectric layer.

11. The method of claim 8 , wherein the bottom substrate comprises a pre-formed substrate, and the first conductive structure comprises a horizontal trace and a vertical trace extending from the vertical trace.

12. The method of claim 8 , wherein the bottom substrate and the top substrate are coreless.

13. The method of claim 8 , wherein the bottom substrate and the top substrate comprise laminate substrates.

14. The method of claim 8 , wherein the body is between a top side of the electronic component and the first side of the top substrate.

15. The method of claim 8 , comprising an additional electronic component on a second side of the bottom substrate and coupled with the first conductive structure.

16. A semiconductor device, comprising:

a first substrate comprising:

a first dielectric structure; and

a first conductive structure through the first dielectric structure and comprising one or more first conductive redistribution layers;

an electronic component over the first substrate, wherein the electronic component is coupled with the first conductive structure;

a second substrate over the electronic component and comprising:

a second dielectric structure; and

a second conductive structure through the second dielectric structure and comprising one or more second conductive redistribution layers;

a conductive pillar coupled to the first conductive structure and the second conductive structure, wherein the conductive pillar comprises a cylindrical structure;

a first insulating body surrounding the conductive pillar;

a second insulating body extending between a lateral side of the first insulating body and a lateral side of the electronic component; and

an underfill between a top side of the first substrate and a bottom side of the electronic component;

wherein the underfill covers a lateral side of a device interconnect on the bottom side of the electronic component and is over a lateral side of the electronic component; and

wherein the cylindrical structure of the conductive pillar extends from a top side of the first substrate to a bottom side of the second substrate.

17. The semiconductor device of claim 16 , comprising:

an interconnecting material electrically coupling the conductive pillar to the second conductive structure.

18. The semiconductor device of claim 16 , wherein the second insulating body extends above a top side of the first insulating body.

19. The semiconductor device of claim 16 , wherein the second insulating body contacts the first substrate and the second substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2024
From: AMKOR TECHNOLOGY KOREA, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
Reel/Frame 066360/0621 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2024
From: KHIM, JIN YOUNG; DO, WON CHUL; LEE, SANG HYOUN; YI, JI HUN; RYU, JI YEON
To: AMKOR TECHNOLOGY KOREA, INC.
Reel/Frame 066171/0070 →
Continuity (4)
Continuation 18096406 · Jan 12, 2023
Continuation 16917552 · Jun 30, 2020
Continuation 16821899 · Mar 17, 2020
Related Publication 20240153882A1 · May 9, 2024
References Cited (38)
US 6897506B2 · Van Brocklin · 2005 [cited by examiner]
US 8084850B2 · Shin · 2011 [cited by examiner]
US 8669651B2 · Yang et al. · 2014 [cited by applicant]
US 8669653B2 · Oi · 2014 [cited by examiner]
US 8692135B2 · Funaya et al. · 2014 [cited by applicant]
US 9137900B2 · Tanaka et al. · 2015 [cited by applicant]
US 9269687B2 · Chen et al. · 2016 [cited by applicant]
US 9462697B2 · Chung et al. · 2016 [cited by applicant]
US 9484327B2 · Kim · 2016 [cited by examiner]
US 9502391B2 · Kwon · 2016 [cited by examiner]
US 9768155B2 · Lin et al. · 2017 [cited by applicant]
US 9781835B2 · Jung · 2017 [cited by examiner]
US 9941207B2 · Lin · 2018 [cited by applicant]
US 10049964B2 · Shim et al. · 2018 [cited by applicant]
US 10109588B2 · Jeong · 2018 [cited by examiner]
US 10170409B2 · Ganesan · 2019 [cited by examiner]
US 10319607B2 · Wu et al. · 2019 [cited by applicant]
US 10325855B2 · Kim · 2019 [cited by examiner]
US 10784220B2 · Jeng · 2020 [cited by examiner]
US 10797039B2 · Yang et al. · 2020 [cited by applicant]
US 11152309B2 · Suk · 2021 [cited by examiner]
US 11322449B2 · Jeng · 2022 [cited by examiner]
US 11562964B2 · Khim · 2023 [cited by examiner]
US 11881458B2 · Khim · 2024 [cited by examiner]
US 20090008765A1 · Yamano et al. · 2009 [cited by applicant]
US 20100327419A1 · Muthukumar · 2010 [cited by examiner]
US 20110175235A1 · Horiuchi et al. · 2011 [cited by applicant]
US 20120018877A1 · Yang et al. · 2012 [cited by applicant]
US 20140063768A1 · Tanaka et al. · 2014 [cited by applicant]
US 20160329299A1 · Lin · 2016 [cited by examiner]
US 20180204820A1 · Zhai et al. · 2018 [cited by applicant]
US 20180286824A1 · Jeng et al. · 2018 [cited by applicant]
US 20200058606A1 · Tsai · 2020 [cited by examiner]
US 20200098693A1 · Jeng · 2020 [cited by examiner]
KR 20170063230A · 2017 [cited by applicant]
Office Action for Taiwan Application No. 110104444 mailed Nov. 11, 2024. [cited by applicant]
Office Action for Korean Application No. 10-2021-0033946 mailed Dec. 4, 2024. [cited by applicant]
Office Action for Korea Application No. 10-2021-0033946 mailed Jul. 9, 2025. [cited by applicant]