IP Library › Granted Patent US 12,593,625
Granted Patent B2
US 12,593,625 · App. 18/018,913 · Granted Mar 31, 2026

Semiconductor laminate, semiconductor device, and method for manufacturing semiconductor device

Inventor: Hiroshi Hashigami (Annaka, JP)
Assignee: SHIN-ETSU CHEMICAL CO., LTD.
H01L21/0242C23C16/40C30B25/04C30B29/16H01L21/02483H01L21/02505H01L21/0251H01L21/02565H10D8/60
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,593,625
App. No.
18/018,913
Granted
Mar 31, 2026
Kind
B2
Abstract

A semiconductor laminate at least including: a base; a buffer layer; and a crystalline metal oxide semiconductor film containing at least one metal element and having a corundum structure, the semiconductor laminate having the buffer layer on a main surface of the base directly or via another layer, the semiconductor laminate having the crystalline metal oxide semiconductor film on the buffer layer. The buffer layer is a laminate structure of a plurality of buffer films each with a different composition, and at least two buffer films of the plurality of buffer films have a film thickness of 200 nm or more and 650 nm or less.

Claims (42)

1 . A semiconductor laminate at least comprising:

a base;

a buffer layer; and

a crystalline metal oxide semiconductor film containing at least one metal element and having a corundum structure, the semiconductor laminate having the buffer layer on a main surface of the base directly or via another layer, the semiconductor laminate having the crystalline metal oxide semiconductor film on the buffer layer, wherein

the buffer layer is a laminate structure of a plurality of buffer films each with a different composition, and

at least two buffer films of the plurality of buffer films have a film thickness of 200 nm or more and 650 nm or less, wherein

the buffer films contain a main metal element of the crystalline metal oxide semiconductor film that is the most abundant among metal elements contained in the crystalline metal oxide semiconductor film, and

the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the crystalline metal oxide semiconductor film increases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer.

2 . The semiconductor laminate according to claim 1 , wherein the buffer films contain a main metal element of an underlayer of the buffer layer that is the most abundant among metal elements contained in the underlayer.

3 . The semiconductor laminate according to claim 2 , wherein the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the underlayer of the buffer layer decreases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer.

4 . The semiconductor laminate according to claim 1 , wherein the underlayer of the buffer layer is the base, and the main metal element of the base is aluminum.

5 . The semiconductor laminate according to claim 1 , wherein the main metal element of the crystalline metal oxide semiconductor film is gallium.

6 . The semiconductor laminate according to claim 1 , wherein the crystalline metal oxide semiconductor film has a film thickness of 1 μm or more.

7 . The semiconductor laminate according to claim 1 , wherein the main surface of the base has an area of 10 cm 2 or more.

8 . A semiconductor device at least comprising the buffer layer and the crystalline metal oxide semiconductor film of the semiconductor laminate according to claim 1 .

9 . A semiconductor laminate at least comprising:

a base;

a buffer layer; and

a crystalline metal oxide semiconductor film containing at least one metal element and having a corundum structure, the semiconductor laminate having the buffer layer on a main surface of the base directly or via another layer, the semiconductor laminate having the crystalline metal oxide semiconductor film on the buffer layer, wherein

the buffer layer is a laminate structure of a plurality of buffer films each with a different composition, and

all of the plurality of buffer films have a film thickness of 200 nm or more and 650 nm or less, wherein

the buffer films contain a main metal element of the crystalline metal oxide semiconductor film that is the most abundant among metal elements contained in the crystalline metal oxide semiconductor film, and

the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the crystalline metal oxide semiconductor film increases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer.

10 . The semiconductor laminate according to claim 9 , wherein the buffer films contain a main metal element of an underlayer of the buffer layer that is the most abundant among metal elements contained in the underlayer.

11 . The semiconductor laminate according to claim 10 , wherein the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the underlayer of the buffer layer decreases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer.

12 . The semiconductor laminate according to claim 9 , wherein the underlayer of the buffer layer is the base, and the main metal element of the base is aluminum.

13 . The semiconductor laminate according to claim 9 , wherein the main metal element of the crystalline metal oxide semiconductor film is gallium.

14 . The semiconductor laminate according to claim 9 , wherein the crystalline metal oxide semiconductor film has a film thickness of 1 μm or more.

15 . The semiconductor laminate according to claim 9 , wherein the main surface of the base has an area of 10 cm 2 or more.

16 . A semiconductor device at least comprising the buffer layer and the crystalline metal oxide semiconductor film of the semiconductor laminate according to claim 9 .

17 . A method for manufacturing a semiconductor device at least including a crystalline metal oxide semiconductor film and an electrode, comprising:

a step of forming a plurality of buffer films, each with a different composition, as a buffer layer on a main surface of a base, the plurality of buffer films including two or more buffer films with a thickness of 200 nm or more and 650 nm or less, wherein

the buffer films contain a main metal element of the crystalline metal oxide semiconductor film that is the most abundant among metal elements contained in the crystalline metal oxide semiconductor film, and

the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the crystalline metal oxide semiconductor film increases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer;

a step of forming a crystalline metal oxide semiconductor film with a corundum structure on the buffer layer; and

a step of forming an electrode at least on the crystalline metal oxide semiconductor film.

18 . A method for manufacturing a semiconductor device at least including a crystalline metal oxide semiconductor film and an electrode, comprising:

a step of forming a plurality of buffer films, each with a different composition and a thickness of 200 nm or more and 650 nm or less, as a buffer layer on a main surface of a base, wherein

the buffer films contain a main metal element of the crystalline metal oxide semiconductor film that is the most abundant among metal elements contained in the crystalline metal oxide semiconductor film, and

the buffer layer is a laminate structure in which the plurality of buffer films are laminated such that a proportion of the main metal element of the crystalline metal oxide semiconductor film increases from the base side toward the crystalline metal oxide semiconductor film side of the buffer layer;

a step of forming a crystalline metal oxide semiconductor film with a corundum structure on the buffer layer; and

a step of forming an electrode at least on the crystalline metal oxide semiconductor film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2023
From: HASHIGAMI, HIROSHI
To: SHIN-ETSU CHEMICAL CO., LTD.
Reel/Frame 062542/0189 →
Priority Claims (2)
JP 2020-133535 · Aug 6, 2020 · national
JP 2021-043094 · Mar 17, 2021 · national
Continuity (1)
Related Publication 20230245883A1 · Aug 3, 2023
References Cited (37)
US 8993189B2 · Higashi · 2015 [cited by examiner]
US 20030203600A1 · Chu et al. · 2003 [cited by applicant]
US 20090087936A1 · Miki et al. · 2009 [cited by applicant]
US 20100289004A1 · Nakahara · 2010 [cited by examiner]
US 20140367676A1 · Haeming · 2014 [cited by examiner]
US 20150111369A1 · Kim et al. · 2015 [cited by applicant]
US 20190055646A1 · Oshima et al. · 2019 [cited by applicant]
US 20190055667A1 · Oshima et al. · 2019 [cited by applicant]
US 20190057865A1 · Oshima et al. · 2019 [cited by applicant]
US 20200032418A1 · Goto et al. · 2020 [cited by applicant]
US 20210313433A1 · Hashigami · 2021 [cited by applicant]
US 20220059424A1 · Hashigami et al. · 2022 [cited by applicant]
CN 101522942A · 2009 [cited by applicant]
CN 104081498A · 2014 [cited by applicant]
CN 104576861A · 2015 [cited by applicant]
CN 110504343A · 2019 [cited by applicant]
EP 3125309A1 · 2017 [cited by applicant]
JP 2013028480A · 2013 [cited by applicant]
JP 2014072533A · 2014 [cited by applicant]
JP 2017118090A · 2017 [cited by applicant]
JP 2018002544A · 2018 [cited by applicant]
JP 2019033142A · 2019 [cited by applicant]
JP 2019034882A · 2019 [cited by applicant]
JP 2019034883A · 2019 [cited by applicant]
JP 2020001997A · 2020 [cited by applicant]
KR 20190129854A · 2019 [cited by applicant]
TW 202029285A · 2020 [cited by applicant]
WO 2020066575A1 · 2020 [cited by applicant]
Jul. 23, 2024 extended Search Report issued in European Patent Application No. 21854515.0. [cited by applicant]
Aug. 24, 2021 International Search Report issued in International Patent Application No. PCT/JP2021/023252. [cited by applicant]
Feb. 7, 2023 International Preliminary Report on Patentability issued in International Patent Application No. PCT/JP2021/023252. [cited by applicant]
Jinno, Riena et al. “Reduction in edge dislocation density in corundum-structured alpha-Ga2O3 layers on sapphire substrated with quasi-graded alpha-(Al,Ga)2O3 buffer layers.” Applied Physics Express, Jun. 1, 2016, vol. … [cited by applicant]
Aug. 13, 2024 Office Action and Search Report issued in Chinese Patent Application No. 202180057772.7. [cited by applicant]
Feb. 21, 2023 Office Action issued in Japanese Patent Application No. 2022-021858. [cited by applicant]
Jun. 20, 2025 Office Action issued in Korean Patent Application No. 2023-7003593. [cited by applicant]
Oct. 29, 2025 Office Action issued in European Patent Application No. 21854515.0. [cited by applicant]
Feb. 3, 2026 Office Action issued in Indian Patent Application No. 202347005773. [cited by applicant]