IP Library Granted Patent US 8,937,371
Granted Patent B2
US 8,937,371 · App. 13/935,312 · Granted Jan 20, 2015

Semiconductor device and method of forming a shielding layer over a semiconductor die disposed in a cavity of an interconnect structure and grounded through the die TSV

Inventors: SinJae Lee (Kyoungki-do, KR); JinGwan Kim (Seoul, KR); JiHoon Oh (Kyoungki-do, KR); JaeHyun Lim (Kyoungki-do, KR); KyuWon Lee (Kyoungki-do, KR)
Assignee: STATS ChipPAC, Ltd.
H01L23/552H01L21/4857H01L23/49822H01L25/0657H01L21/486H01L23/3128H01L23/481H01L23/49827H01L2224/16225H01L2224/48225H01L2224/73265H01L2225/0651H01L2225/06517H01L2225/06541H01L2225/06572H01L2924/09701H01L2924/15156H01L2924/15311H01L24/48H01L2924/01322H01L2224/32225H01L2924/13091H01L2924/3025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,937,371
App. No.
13/935,312
Granted
Jan 20, 2015
Kind
B2
Abstract

A semiconductor device has an interconnect structure with a cavity formed partially through the interconnect structure. A first semiconductor die is mounted in the cavity. A first TSV is formed through the first semiconductor die. An adhesive layer is deposited over the interconnect structure and first semiconductor die. A shielding layer is mounted over the first semiconductor die. The shielding layer is secured to the first semiconductor die with the adhesive layer and grounded through the first TSV and interconnect structure to block electromagnetic interference. A second semiconductor die is mounted to the shielding layer and electrically connected to the interconnect structure. A second TSV is formed through the second semiconductor die. An encapsulant is deposited over the shielding layer, second semiconductor die, and interconnect structure. A slot is formed through the shielding layer for the encapsulant to flow into the cavity and cover the first semiconductor die.

Claims (41)

1. A semiconductor device, comprising:

a substrate including a cavity;

a first semiconductor die or component disposed in the cavity of the substrate;

a first conductive via formed through the first semiconductor die or component;

a shielding layer disposed over the first semiconductor die or component and electrically connected to the first conductive via; and

an encapsulant deposited over the shielding layer and substrate and further through an opening in the shielding layer over the semiconductor die or component.

2. The semiconductor device of claim 1 , wherein the opening in the shielding layer includes a slot extending along a length of the shielding layer to dispense the encapsulant into the cavity over the first semiconductor die or component.

3. The semiconductor device of claim 1 , wherein the shielding layer is planar with the substrate.

4. The semiconductor device of claim 1 , further including a second semiconductor die or component disposed over the shielding layer.

5. The semiconductor device of claim 1 , further including a second conductive via formed through the substrate.

6. The semiconductor device of claim 1 , wherein the shielding layer blocks electromagnetic interference.

7. A semiconductor device, comprising:

a substrate;

a first semiconductor die or component disposed in a cavity of the substrate;

a shielding layer disposed over the first semiconductor die or component; and

an encapsulant deposited over the shielding layer and substrate and into the cavity of the substrate over the first semiconductor die or component.

8. The semiconductor device of claim 7 , further including a conductive via formed through the first semiconductor die or component.

9. The semiconductor device of claim 7 , wherein the shielding layer includes an opening.

10. The semiconductor device of claim 7 , wherein a surface of the first semiconductor die or component is substantially co-planar with a surface of the substrate.

11. The semiconductor device of claim 7 , further including a second semiconductor die or component disposed over the shielding layer.

12. The semiconductor device of claim 7 , further including a conductive via formed through the substrate.

13. The semiconductor device of claim 7 , wherein the shielding layer blocks electromagnetic interference.

14. A semiconductor device, comprising:

a substrate;

a first semiconductor die or component disposed in a cavity of the substrate;

a planar shielding layer disposed over the first semiconductor die or component and including an opening disposed over the cavity of the substrate; and

an encapsulant deposited into the cavity of the substrate over the first semiconductor die or component.

15. The semiconductor device of claim 14 , wherein the opening in the planar shielding layer extends along a length of the planar shielding layer.

16. The semiconductor device of claim 14 , further including a conductive via formed through the first semiconductor die or component.

17. The semiconductor device of claim 14 , further including a second semiconductor die or component disposed over the planar shielding layer.

18. The semiconductor device of claim 14 , further including a conductive via formed through the substrate.

19. The semiconductor device of claim 18 , wherein the planar shielding is electrically connected to the conductive via.

20. A semiconductor device, comprising:

a substrate;

a first semiconductor die or component disposed in a cavity of the substrate;

a planar shielding layer disposed over the first semiconductor die or component and electrically connected to the substrate; and

a second semiconductor die or component disposed over the planar shielding layer.

21. The semiconductor device of claim 20 , further including an encapsulant deposited over the planar shielding layer and substrate.

22. The semiconductor device of claim 20 , further including an opening formed in the planar shielding layer.

23. The semiconductor device of claim 20 , wherein a surface of the first semiconductor die or component is substantially co-planar with a surface of the substrate.

24. The semiconductor device of claim 20 , further including a conductive via formed through the first semiconductor die or component.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THE ASSIGNEE'S NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064805/0735 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052963/0546 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0161 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0352 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (2)
Division 12605292 · Oct 23, 2009
Related Publication 20130292804A1 · Nov 7, 2013