IP Library Granted Patent US 8,363,670
Granted Patent B2
US 8,363,670 · App. 12/763,972 · Granted Jan 29, 2013

Framed flows over packet-switched fabrics

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,363,670
App. No.
12/763,972
Granted
Jan 29, 2013
Kind
B2
Abstract

A networking device and a method provide switching of framed signals using a packet switch fabric. Framed input signals, which may be OTN signals, are received and converted to packets. The conversion includes striping the received signal into virtual lanes and segmenting the lanes into packets. The packets are switched through the packet switch fabric, which may be an Ethernet switch, and then converted to framed output signals. The conversion includes reassembly of the packets into virtual lanes. The reassembled virtual lanes are frame aligned, deskewed, and combined to produce the framed output signals.

Claims (38)

1. A networking device for switching framed flows with packet-based switching, comprising:

a plurality of ingress converters, each of the plurality of ingress converters configured to receive a framed input signal and to convert the framed input signal into packets to be placed in a plurality of virtual lanes;

a packet switching fabric coupled to the plurality of ingress converters to receive the packets in the plurality of virtual lanes on a plurality of input ports and configured to switch the packets to a plurality of output ports; and

a plurality of egress converters, each of the plurality of egress converters coupled to the packet switching fabric to receive at least some of the packets from the output ports of the packet switching fabric and configured to supply a framed output signal converted from the received packets, wherein each of the plurality of ingress converters comprises:

a striping module configured to inverse multiplex the framed input signal into a plurality of virtual lanes; and

a plurality of segmentation modules, each of the plurality of segmentation modules receiving one of the plurality of virtual lanes and segmenting the data in the received virtual lane into a sequence of packets.

2. The networking device of claim 1 , wherein the framed input signals are Optical Data Channel Unit (“ODU”) signals and the framed output signals are ODU signals.

3. The networking device of claim 1 , wherein the packet switching fabric switches Ethernet packets.

4. The networking device of claim 1 , wherein the striping module assigns data from the framed input signal to the virtual lanes based on a frame alignment signal in the framed input signal.

5. The networking device of claim 4 , wherein the striping module assigns data from the framed input signal to the virtual lanes additionally based on a multiframe alignment signal in the framed input signal.

6. The networking device of claim 1 , wherein the striping module is further configured to add padding information to the framed input signal.

7. The networking device of claim 1 , wherein each of the plurality of egress converters comprises:

a plurality of reassembly modules, each of the plurality of reassembly modules configured to receive packets from the packet switching fabric associated with one of the plurality of virtual lanes and to produce a reassembled virtual lane assembled from the data in the received packets, where the received packets include an identifier of the virtual lane created in a corresponding ingress converter;

a plurality of frame alignment modules, each of the plurality of frame alignment modules configured to receive the reassembled virtual lane from one of the plurality of reassembly modules and find a frame alignment in reassembled virtual lane;

a deskew module coupled to the plurality of frame alignment modules and configured to time-align the reassembled virtual lanes; and

a combing module coupled to the deskew module and configured to combine the reassembled virtual lanes for transmission as a framed output signal.

8. The networking device of claim 1 , wherein each of the plurality of egress converters comprises:

a plurality of reassembly modules, each of the plurality of reassembly modules configured to receive packets from the packet switching fabric associated with one of the plurality of virtual lanes and to produce a reassembled virtual lane assembled from the data in the received packets;

a plurality of frame alignment modules, each of the plurality of frame alignment modules configured to receive the reassembled virtual lane from one of the plurality of reassembly modules and find a frame alignment in reassembled virtual lane;

a deskew module coupled to the plurality of frame alignment modules and configured to time-align the reassembled virtual lanes; and

a lane reordering module coupled to the deskew module and configured to order the reassembled virtual lanes and combine the recorded reassembled virtual lanes for transmission as a framed output signal.

9. The networking device of claim 1 , wherein each of the ingress converters is further configured to change the number of virtual lanes in the plurality of virtual lanes while converting the framed input signal.

10. A method of switching framed signals with a packet-based switch, the method comprising:

receiving a plurality of framed input signals;

converting each of the plurality of framed input signals to packets logically grouped in virtual lanes;

switching the packets converted from the plurality of framed input signals from input ports of a packet switch fabric to output ports of the packet switch fabric;

converting the packets from the output ports of the packet switch fabric to framed output signals; and

transmitting the framed output signals,

wherein converting the packets from the output ports of the packet switch fabric to framed output signals comprises:

reassembling the packets from the output ports of the packet switch fabric associated with one of the virtual lanes to produce a reassembled virtual lane assembled from the data in the received packets;

determining frame alignment in each of the reassembled virtual lanes;

deskewing the reassembled virtual lanes using the determined frame alignments; and

combining the deskewed reassembled virtual lanes to produce the framed output signals.

11. The method of claim 10 , wherein converting each of the plurality of framed input signals to packets logically grouped in virtual lanes comprises:

inverse multiplexing the framed input signal into a plurality of virtual lanes; and

segmenting each of the plurality of virtual lanes into a sequence of packets.

12. The method of claim 10 , further comprising reordering the deskewed reassembled virtual lanes to correspond to an ordering used in converting each of the plurality of framed input signals to packets logically grouped in virtual lanes.

13. The method of claim 10 , further comprising changing a number of virtual lanes the packets are logically grouped in while converting one of the plurality of framed input signals to packets logically grouped in virtual lanes.

Assignments (19)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.), INC.; MICROSEMI FREQUENCY AND TIME CORPORATION; MICROSEMI COMMUNICATIONS, INC.; MICROSEMI SOC CORP.; MICROSEMI CORP. - POWER PRODUCTS GROUP; MICROSEMI CORP. - RF INTEGRATED SOLUTIONS
Reel/Frame 046251/0391 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2017
From: MICROSEMI COMMUNICATIONS, INC.
To: MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 042523/0577 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC. (F/K/A LEGERITY, INC., ZARLINK SEMICONDUCTOR (V.N.) INC., CENTELLAX, INC., AND ZARLINK SEMICONDUCTOR (U.S.) INC.); MICROSEMI FREQUENCY AND TIME CORPORATION (F/K/A SYMMETRICON, INC.); MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION); MICROSEMI SOC CORP. (F/K/A ACTEL CORPORATION); MICROSEMI CORP. - POWER PRODUCTS GROUP (F/K/A ADVANCED POWER TECHNOLOGY INC.); MICROSEMI CORP. - RF INTEGRATED SOLUTIONS (F/K/A AML COMMUNICATIONS, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037691/0697 →
RELEASE OF SECURITY INTEREST Recorded Jan 19, 2016
From: BANK OF AMERICA, N.A.
To: MICROSEMI CORPORATION; MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION; MICROSEMI SOC CORP., A CALIFORNIA CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION; MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION; MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION; MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION
Reel/Frame 037558/0711 →
MERGER AND CHANGE OF NAME Recorded May 13, 2015
From: VITESSE SEMICONDUCTOR CORPORATION; LLIU100 ACQUISITION CORP.
To: MICROSEMI COMMUNICATIONS, INC.
Reel/Frame 035651/0708 →
SUPPLEMENTAL SECURITY AGREEMENT Recorded Apr 29, 2015
From: MICROSEMI COMMUNICATIONS, INC.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 035532/0925 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2010
From: ELLEGARD, LARS
To: VITESSE SEMICONDUCTOR CORPORATION
Reel/Frame 025457/0403 →