IP Library Granted Patent US 12,250,817
Granted Patent B2
US 12,250,817 · App. 17/494,114 · Granted Mar 11, 2025

Method of making a three-dimensional memory device using composite hard masks for formation of deep via openings

Inventors: Katsufumi Okamoto (Yokkaichi, JP); Monica Titus (Santa Clara, CA)
Assignee: Sandisk Technologies, Inc.
H10B43/27H10B41/27
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,250,817
App. No.
17/494,114
Granted
Mar 11, 2025
Kind
B2
Abstract

An alternating stack of first material layers and second material layers is formed over a substrate. A hard mask layer is formed over the alternating stack and cavities are formed in the hard mask layer. A cladding liner is formed on sidewalls of the cavities in the hard mask layer. Via openings are formed through each layer within the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities through the alternating stack.

Claims (64)

1. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer;

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

forming a memory film and a vertical semiconductor channel in each respective via opening; and

replacing the second material layers with electrically conductive word lines to form a three-dimensional memory device.

2. The method of claim 1 , wherein the cladding liner comprises an inorganic material.

3. The method of claim 2 , wherein the inorganic material is selected from amorphous carbon, diamond-like carbon, amorphous silicon, polycrystalline silicon, silicon carbide or boron nitride.

4. The method of claim 1 , wherein the cladding liner comprises silicon oxide.

5. The method of claim 1 , wherein the step of forming cavities in the hard mask layer comprises performing a hard mask anisotropic etch process that transfers a pattern of the openings in the photoresist layer through the hard mask layer.

6. The method of claim 1 , further comprising removing the cladding liner after the anisotropic etch process.

7. The method of claim 1 , further comprising removing the hard mask layer after the anisotropic etch process.

8. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer; and

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

wherein the cladding liner is deposited by a selective deposition process that grows a material of the cladding liner from physically exposed surfaces of the hard mask layer without growth of the material of the cladding liner from physically exposed surfaces of a dielectric material layer underlying the cavities in the hard mask layer.

9. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer; and

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

wherein the cladding liner is deposited by a non-conformal deposition process that deposits a material of the cladding liner anisotropically with a variable thickness that decreases with a vertical distance from a horizontal plane including a top surface of the hard mask layer.

10. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer; and

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

wherein the cladding liner comprises a metallic material.

11. The method of claim 10 , wherein the metallic material is selected from TiN, Ru, Co, Mo or W.

12. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer; and

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

wherein the hard mask layer comprises a carbon-based hard mask layer comprising at least 60% of carbon in atomic concentration.

13. The method of claim 12 , wherein the hard mask layer comprises a carbon-based patterning film.

14. The method of claim 12 , wherein the carbon-based hard mask layer has a homogenous material composition throughout.

15. The method of claim 12 , wherein:

the carbon-based hard mask layer comprises a boron doped carbon hard mask layer which has an increasing boron concentration with a vertical distance from the substrate; and

the cladding liner grows with a greater lateral thickness at an upper portion of the carbon-based hard mask layer than at a lower portion of the carbon-based hard mask layer.

16. The method of claim 12 , wherein the cladding liner comprises an inorganic material selected from amorphous carbon, diamond-like carbon, amorphous silicon, polycrystalline silicon, silicon carbide or boron nitride.

17. The method of claim 12 , wherein the cladding liner comprises a metallic material selected from TiN, Ru, Co, Mo or W.

18. The method of claim 12 , wherein the cladding liner comprises silicon oxide.

19. A method of forming a semiconductor structure, comprising:

forming an alternating stack of first material layers and second material layers over a substrate;

forming a hard mask layer over the alternating stack;

applying and patterning a photoresist layer over the hard mask layer, wherein openings are formed in the photoresist layer;

forming cavities in the hard mask layer;

forming a cladding liner on sidewalls of the cavities in the hard mask layer; and

forming via openings in the alternating stack by performing an anisotropic etch process that transfers a pattern of the cavities in the hard mask layer through each layer within the alternating stack employing a combination of the cladding liner and the hard mask layer as an etch mask;

wherein the cladding liner is entirely consumed during the anisotropic etch process.

Assignments (9)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY DATA, RECEIVING PARTY DATA PREVIOUSLY RECORDED AT REEL: 66141 FRAME: 473. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 18, 2024
From: OKAMOTO, KATSUFUMI; TITUS, MONICA
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 066816/0838 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 2ND APPLICATION NUMBER SHOULD BE DELETED PREVIOUSLY RECORDED AT REEL: 064275 FRAME: 0442. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 28, 2023
From: TIRUKKONDA, ROSHAN JAYAKHAR; SONDHI, KARTIK; MAKALA, RAGHUVEER S.; KANAKAMEDALA, SENAKA
To: INC., WESTERN DIGITAL TECHNOLOGIES
Reel/Frame 066141/0473 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 9TH APPLICATION NUMBER SHOULD BE DELETED PREVIOUSLY RECORDED AT REEL: 064275 FRAME: 0472. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 28, 2023
From: SHARANGPANI, RAHUL; KANAKAMEDALA, SENAKA; MAKALA, RAGHUVEER S.; TIRUKKONDA, ROSHAN J.; SONDHI, KARTIK
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 066141/0921 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2023
From: SHARANGPANI, RAHUL; KANAKAMEDALA, SENAKA; MAKALA, RAGHUVEER S.; TIRUKKONDA, ROSHAN JAYAKHAR; SONDHI, KARTIK
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 064275/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2023
From: TIRUKKONDA, ROSHAN JAYAKHAR; SONDHI, KARTIK; MAKALA, RAGHUVEER S.; KANAKAMEDALA, SENAKA
To: WESTERN DIGITAL TECHNOLOGIES, INC.,
Reel/Frame 064275/0442 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2021
From: OKAMOTO, KATSUFUMI; TITUS, MONICA
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 057702/0170 →
Continuity (3)
Continuation In Part 17355955 · Jun 23, 2021
Continuation In Part 17136471 · Dec 29, 2020
Related Publication 20220208788A1 · Jun 30, 2022
References Cited (57)
US 8492824B2 · Yahashi · 2013 [cited by applicant]
US 8614126B1 · Lee et al. · 2013 [cited by applicant]
US 9093480B2 · Makala et al. · 2015 [cited by applicant]
US 9099496B2 · Tian et al. · 2015 [cited by applicant]
US 9331094B2 · Hada · 2016 [cited by applicant]
US 9379124B2 · Sharangpani et al. · 2016 [cited by applicant]
US 9496419B2 · Sharangpani et al. · 2016 [cited by applicant]
US 9524976B2 · Pachamuthu et al. · 2016 [cited by applicant]
US 9530787B2 · Tsutsumi et al. · 2016 [cited by applicant]
US 9530788B2 · Oginoe et al. · 2016 [cited by applicant]
US 9548313B2 · Yada et al. · 2017 [cited by applicant]
US 9570460B2 · Kanakamedala et al. · 2017 [cited by applicant]
US 9666590B2 · Chien et al. · 2017 [cited by applicant]
US 9768270B2 · Gunji-Yoneoka et al. · 2017 [cited by applicant]
US 9806090B2 · Sharangpani et al. · 2017 [cited by applicant]
US 9985098B2 · Matsumoto et al. · 2018 [cited by applicant]
US 9991280B2 · Nakamura et al. · 2018 [cited by applicant]
US 10008570B2 · Yu et al. · 2018 [cited by applicant]
US 10020363B2 · Ogawa et al. · 2018 [cited by applicant]
US 10056399B2 · Costa et al. · 2018 [cited by applicant]
US 10199359B1 · Sakakibara et al. · 2019 [cited by applicant]
US 10224340B2 · Hada et al. · 2019 [cited by applicant]
US 10381443B2 · Matsumoto et al. · 2019 [cited by applicant]
US 10403500B2 · Lee · 2019 [cited by applicant]
US 10438964B2 · Makala et al. · 2019 [cited by applicant]
US 11018152B2 · Hinoue et al. · 2021 [cited by applicant]
US 11101284B2 · Pachamuthu et al. · 2021 [cited by applicant]
US 20110287612A1 · Lee et al. · 2011 [cited by applicant]
US 20150076580A1 · Pachamuthu et al. · 2015 [cited by applicant]
US 20150318297A1 · Hada · 2015 [cited by applicant]
US 20150348984A1 · Yada et al. · 2015 [cited by applicant]
US 20150380419A1 · Gunji-Yoneoka et al. · 2015 [cited by applicant]
US 20150380422A1 · Sharangpani et al. · 2015 [cited by applicant]
US 20160035742A1 · Kanakamedala et al. · 2016 [cited by applicant]
US 20160293617A1 · Sharangpani et al. · 2016 [cited by applicant]
US 20170236835A1 · Nakamura et al. · 2017 [cited by applicant]
US 20180122904A1 · Matsumoto et al. · 2018 [cited by applicant]
US 20180122905A1 · Ogawa et al. · 2018 [cited by applicant]
US 20180122906A1 · Yu et al. · 2018 [cited by applicant]
US 20180277596A1 · Mori · 2018 [cited by applicant]
US 20180331117A1 · Titus et al. · 2018 [cited by applicant]
US 20180366486A1 · Hada et al. · 2018 [cited by applicant]
US 20180374866A1 · Makala et al. · 2018 [cited by applicant]
US 20190043830A1 · Sakakibara et al. · 2019 [cited by applicant]
US 20200006080A1 · Osawa et al. · 2020 [cited by applicant]
Chung, C.K. et al., “Reaction of Carbon and Silicon at High Temperature,” Proceedings of the 3 [cited by applicant]
Endoh et al., “Novel Ultra High Density Memory with a Stacked-Surrounding Gate Transistor (S-SGT) Structured Cell,” IEDM Proc. (2001) 33-36. [cited by applicant]
Kim, D. et al., “Profile simulation of high aspect ratio contact etch,” Thin Solid Films, vol. 515, No. 12, pp. 4874-4878, (Apr. 2007); https://doi.org/10.1016/j.tsf.2006.10.023. [cited by applicant]
Lee, J.K. et al., “Mechanism of Sidewall Necking and Bowing in the Plasma Etching of High Aspect-Ratio Contact Holes,” Journal of the Electrochemical Society, vol. 157, No. 3, D142, (2010); DOI :10.1149/1.3276511. [cited by applicant]
Morel, T. et al., “Tungsten metal gate etching in Cl [cited by applicant]
Singer, P. et al., “A New Hardmask Process, Saphira,” https://sst.semiconductor-digest.com/2014/12/a-new-hardmask-process-saphira/ visited Dec. 29, 2020. [cited by applicant]
U.S. Appl. No. 17/136,471, filed Dec. 28, 2020, SanDisk Technologies LLC. [cited by applicant]
U.S. Appl. No. 17/355,955, filed Jun. 23, 2021, SanDisk Technologies LLC. [cited by applicant]
USPTO Office Communication, Non-Final Office for U.S. Appl. No. 17/136,471, mailed Oct. 3, 2023, 10 pages. [cited by applicant]
USPTO Office Communication, Notice of Allowance and Fee(s) Due for U.S. Appl. No. 17/355,955, mailed on Dec. 28, 2023, 15 pages. [cited by applicant]
USPTO Office Communication, Ex Parte Quayle for U.S. Appl. No. 17/508,036, mailed on Aug. 27, 2024, 17 pages. [cited by applicant]
USPTO Office Communication, Ex Parte Quayle for U.S. Appl. No. 17/590,278, mailed on Aug. 27, 2024, 17 pages. [cited by applicant]