IP Library Granted Patent US 12,374,555
Granted Patent B2
US 12,374,555 · App. 18/742,204 · Granted Jul 29, 2025

Die sidewall coatings and related methods

Inventors: Francis J. Carney (Mesa, AZ); Yusheng Lin (Phoenix, AZ); Michael J. Seddon (Gilbert, AZ); Chee Hiong Chew (Seremban, MY); Soon Wei Wang (Seremban, MY); Eiji Kurose (Chuo, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L21/302H01L21/48H01L21/561H01L21/565H01L21/78H01L23/12H01L23/3185H01L24/04H01L24/26H01L2224/94
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,374,555
App. No.
18/742,204
Granted
Jul 29, 2025
Kind
B2
Abstract

Various implementations of a method of forming a semiconductor package may include forming a plurality of notches into the first side of a semiconductor substrate; applying a permanent coating material into the plurality of notches; forming a first organic material over the first side of the semiconductor substrate and the plurality of notches; thinning a second side of the semiconductor substrate opposite the first side one of to or into the plurality of notches; and singulating the semiconductor substrate through the permanent coating material into a plurality of semiconductor packages.

Claims (36)

1. A method of forming a semiconductor package, the method comprising:

forming a plurality of notches into a first side of a semiconductor substrate;

applying a coating material into the plurality of notches;

after applying the coating material, forming a first organic material over the first side of the semiconductor substrate and the plurality of notches; and

singulating the semiconductor substrate through the coating material into a plurality of semiconductor packages;

wherein the coating material comprises a thickness equal to a depth of the plurality of notches extending from the first side of the semiconductor substrate to a bottom of the plurality of notches.

2. The method of claim 1 , further comprising applying one of a second organic material or a backmetal over a second side of the semiconductor substrate opposite the first side of the semiconductor substrate.

3. The method of claim 1 , wherein a perimeter of each of a plurality of semiconductor die comprised in the semiconductor substrate each comprises a closed shape.

4. The method of claim 1 , wherein only a plurality of sidewalls of the semiconductor substrate after singulation are directly coupled to the coating material.

5. The method of claim 1 , further comprising singulating the semiconductor substrate through the first organic material.

6. The method of claim 1 , wherein the first organic material comprises a die support structure that comprises two or more layers.

7. A method of forming a semiconductor package, the method comprising:

forming a plurality of notches into a first side of a semiconductor substrate;

applying a coating material into the plurality of notches;

after applying the coating material, forming a first organic material over the first side of the semiconductor substrate and the plurality of notches; and

singulating the semiconductor substrate through the coating material and the first organic material into a plurality of semiconductor packages;

wherein a thickness of the coating material of a semiconductor package of the plurality of semiconductor packages is equal to a thickness of a die of the semiconductor package.

8. The method of claim 7 further comprising applying one of a second organic material or a backmetal over a second side of the semiconductor substrate opposite the first side of the semiconductor substrate.

9. The method of claim 7 , a perimeter of each of a plurality of semiconductor die comprised in the semiconductor substrate each comprises a closed shape.

10. The method of claim 7 , wherein forming a first organic material over the first side of the semiconductor substrate further comprises forming a permanent die support structure comprising a perimeter comprising a closed shape.

11. The method of claim 10 , further comprising forming one of a second permanent die support structure or a temporary die support structure coupled to a second side of the semiconductor substrate.

12. The method of claim 10 , wherein the permanent die support structure comprises two or more layers.

13. The method of claim 7 , further comprising forming a second plurality of notches within the plurality of notches, wherein a width of the second plurality of notches is less than a width of the plurality of notches.

14. A method of forming a semiconductor package, the method comprising:

forming a plurality of notches into a first side of a semiconductor substrate;

applying a coating material into the plurality of notches;

after applying the coating material, forming a first organic material over the first side of the semiconductor substrate and the plurality of notches; and

singulating the semiconductor substrate through the coating material and the first organic material into a plurality of semiconductor packages;

wherein the coating material comprises a thickness equal to a depth of the plurality of notches extending from the first side of the semiconductor substrate to a bottom of the plurality of notches; and

wherein the plurality of semiconductor packages comprises a plurality of die, each die of the plurality of die comprising stepped sidewalls.

15. The method of claim 14 , further comprising applying one of a second organic material or a backmetal over the second side of the semiconductor substrate.

16. The method of claim 14 , wherein a perimeter of each of a plurality of semiconductor die comprised in the semiconductor substrate each comprises a closed shape.

17. The method of claim 14 , wherein forming a first organic material over the first side of the semiconductor substrate further comprises forming a permanent die support structure comprising a perimeter comprising a closed shape.

18. The method of claim 17 , further comprising forming one of a second permanent die support structure or a temporary die support structure coupled to the second side of the semiconductor substrate.

19. The method of claim 17 , wherein the permanent die support structure comprises two or more layers.

20. The method of claim 14 , wherein the first organic material is directly coupled to the first side of the semiconductor substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2024
From: CARNEY, FRANCIS J.; LIN, YUSHENG; SEDDON, MICHAEL J.; CHEW, CHEE HIONG; WANG, SOON WEI; KUROSE, EIJI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 067717/0529 →
Continuity (10)
Continuation 17813348 · Jul 19, 2022
Division 16879378 · May 20, 2020
Continuation In Part 16862120 · Apr 29, 2020
Continuation In Part 16861740 · Apr 29, 2020
Continuation In Part 16862063 · Apr 29, 2020
Continuation In Part 16702958 · Dec 4, 2019
Continuation In Part 16395822 · Apr 26, 2019
Division 15679661 · Aug 17, 2017
Continuation 15679664 · Aug 17, 2017
Related Publication 20240332025A1 · Oct 3, 2024
References Cited (33)
US 6319796B1 · Laparra et al. · 2001 [cited by applicant]
US 9165886B2 · Bowles et al. · 2015 [cited by applicant]
US 9496193B1 · Roesner et al. · 2016 [cited by applicant]
US 9653383B2 · Yilmaz et al. · 2017 [cited by applicant]
US 10319639B2 · Krishnan et al. · 2019 [cited by applicant]
US 20070087544A1 · Chang et al. · 2007 [cited by applicant]
US 20080014677A1 · Xiaochun et al. · 2008 [cited by applicant]
US 20080227240A1 · Sharma et al. · 2008 [cited by applicant]
US 20080251902A1 · Masuda et al. · 2008 [cited by applicant]
US 20090215227A1 · Tan et al. · 2009 [cited by applicant]
US 20090243097A1 · Koroku · 2009 [cited by examiner]
US 20110175242A1 · Grivna et al. · 2011 [cited by applicant]
US 20120104580A1 · Feng et al. · 2012 [cited by applicant]
US 20130344652A1 · Haba et al. · 2013 [cited by applicant]
US 20140217556A1 · Peh et al. · 2014 [cited by applicant]
US 20140264802A1 · Yilmaz et al. · 2014 [cited by applicant]
US 20150179616A1 · Lin et al. · 2015 [cited by applicant]
US 20150364376A1 · Yu et al. · 2015 [cited by applicant]
US 20160225733A1 · Wilcoxen · 2016 [cited by applicant]
US 20160254415A1 · Kaempf et al. · 2016 [cited by applicant]
US 20170032981A1 · Chinnusamy · 2017 [cited by applicant]
US 20170033026A1 · Ho et al. · 2017 [cited by applicant]
US 20170098612A1 · Lin et al. · 2017 [cited by applicant]
US 20170236765A1 · Tamagawa et al. · 2017 [cited by applicant]
US 20170243846A1 · Chen et al. · 2017 [cited by applicant]
US 20180166396A1 · Lee · 2018 [cited by examiner]
CN 101552248A · 2009 [cited by applicant]
CN 104201114A · 2014 [cited by applicant]
Extended European Search Report, European Patent Application No. 18184165.1, Jan. 17, 2019, 8 pages. [cited by applicant]
Insulating Film Ajinomoto Build-Up Film, Ajinomoto Fine-TechnoCo., Inc., available at https: www.aft-website.com/en/electron/abf. Last vivisted Jul. 14, 2017. [cited by applicant]
JCAP Sidewall Isolated 0201/01005 DSN, Slide from JCAP, available at least as early as Jun. 22, 2017. [cited by applicant]
Sumitomo Bakelite Co., Ltd., Sumikon—EME-G600, Product Specification Sheet, Nov. 2005, 1 page. [cited by applicant]
Sumitomo Bakelite Co., Ltd., Sumikon—EME-G770H Type CD, Product Specification Sheet, May 2007, 1 page. [cited by applicant]