IP Library › Granted Patent US 12,205,844
Granted Patent B2
US 12,205,844 · App. 17/225,661 · Granted Jan 21, 2025

Plasma control method in semiconductor wafer fabrication

Inventors: Huang-Shao Ko (Kaohsiung, TW); Jui-Fu Hsieh (Hsinchu County, TW); Chih-Teng Liao (Hsinchu, TW); Chih-Ching Cheng (Changhua County, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L21/68721H01J37/3244H01J37/32642H01L21/3065H01L21/67069H01L21/67253H01L21/6831H01L22/20H01J2237/334
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,205,844
App. No.
17/225,661
Granted
Jan 21, 2025
Kind
B2
Abstract

A method for processing a semiconductor wafer is provided. The method includes placing a first semiconductor wafer on a wafer chuck in a process chamber. The method further includes adjusting a distance between a gas dispenser positioned above the wafer chuck and an upper edge ring surrounding the wafer chuck. The method also includes producing a plasma for processing the first semiconductor wafer by exciting a gas dispenser from the gas dispenser after the adjustment. In addition, the method includes removing the first semiconductor wafer from the process chamber.

Claims (50)

1. A method, comprising:

placing a first semiconductor wafer on a wafer chuck in a process chamber;

producing a first plasma for processing the first semiconductor wafer by exciting a first gas from a gas dispenser, such that a first feature is formed on a central region of the first semiconductor wafer and a second feature is formed on an edge region of the first semiconductor wafer, wherein the central region of the first semiconductor wafer has a circular area, and the edge region of the first semiconductor wafer has a ring area surrounding the central region, and the gas dispenser is positioned above the wafer chuck;

removing the first semiconductor wafer from the process chamber;

placing a second semiconductor wafer into the process chamber;

measuring a first dimension of the first feature, and measuring a second dimension of the second feature;

calculating a first difference between the first dimension of the first feature and a first predetermined dimension through a process control system, and calculating a second difference between the second dimension of the second feature and a second predetermined dimension through the process control system;

determining whether the first difference is acceptable through the process control system, and determining whether the second difference is acceptable through the process control system;

in response to the determination determines that the first difference of the central region of the first semiconductor wafer is not acceptable, adjusting a first vertical distance between the gas dispenser and the wafer chuck;

in response to the determination determines that the second difference of the edge region of the first semiconductor wafer is not acceptable, adjusting a second vertical distance between an upper edge ring surrounding the wafer chuck and the gas dispenser; and

after adjusting the first and second vertical distances, producing a second plasma for processing the second semiconductor wafer by exciting a second gas from the gas dispenser.

2. The method of claim 1 , wherein when an under-etching occurs to the first feature on the central region of the first semiconductor wafer, decreasing the first vertical distance between the gas dispenser and the wafer chuck.

3. The method of claim 1 , wherein when an under-etching occurs to the first feature on the edge region of the first semiconductor wafer, decreasing the second vertical distance between the upper edge ring and the gas dispenser.

4. The method of claim 1 , wherein the adjustment of the second vertical distance between the gas dispenser and the upper edge ring is performed by controlling a height of the upper edge ring with a pin passing through an outer edge ring that is positioned below the upper edge ring and surrounds the wafer chuck.

5. The method of claim 1 , wherein the adjustment of the second vertical distance between the gas dispenser and the upper edge ring is performed by controlling a height of the gas dispenser and a height of the upper edge ring.

6. A method, comprising:

placing a first semiconductor wafer above a top surface of a wafer chuck in a process chamber, wherein the top surface extends in a horizontal direction;

dispensing a processing gas through a gas dispenser, wherein the gas dispenser is positioned above the wafer chuck in a vertical direction;

producing a plasma for processing the first semiconductor wafer by exciting the processing gas, such that a first feature is formed on a central region of the first semiconductor wafer, and a second feature is formed on an edge region of the first semiconductor wafer;

measuring a first dimension of the first feature, measuring a second dimension of the second feature;

calculating a first_difference between the first dimension of the first feature, formed through the process chamber, and a first predetermined dimension through a process control system, and calculating a second difference between the second dimension of the second feature, formed through the process chamber, and a second predetermined dimension through the process control system;

determining whether the first difference is acceptable through the process control system, and determining whether the second difference is acceptable through the process control system;

placing a second semiconductor wafer into the process chamber;

in response to the determination determines that the first difference of the central region of the first semiconductor wafer is not acceptable, controlling a shape of the plasma in the vertical direction by adjusting a first vertical distance between the gas dispenser and the wafer chuck; and

in response to the determination determines that the second difference of the edge region of the first semiconductor wafer is not acceptable, controlling the shape of the plasma in the vertical direction by adjusting a second vertical distance between an upper edge ring surrounding the wafer chuck and the gas dispenser.

7. The method of claim 6 , wherein adjusting the second vertical distance between the upper edge ring and the gas dispenser comprises adjusting a height of the upper edge ring to control a width of the plasma in the horizontal direction.

8. The method of claim 6 , wherein when an under-etching occurs to the second feature, adjusting the second vertical distance between the upper edge ring and the gas dispenser comprises lowering down the gas dispenser to increase a width of the plasma in the horizontal direction.

9. The method of claim 6 , wherein when an under-etching occurs to the first feature, adjusting the first vertical distance between the gas dispenser and the wafer chuck comprises lowering down the gas dispenser to decrease a width of the plasma in the vertical direction.

10. A method, comprising:

placing a first wafer on a wafer chuck in a chamber of a wafer fabricating system, the wafer fabricating system comprising a gas dispenser in the chamber and above the wafer chuck, and an upper edge ring surrounding the wafer chuck;

producing a first plasma between the wafer chuck and the gas dispenser to form a first feature formed on a central region of the first wafer and a second feature formed on an edge region of the first wafer;

removing the first wafer from the chamber;

measuring a first dimension of the first feature, and measuring a second dimension of the second feature;

calculating a first difference between the first dimension of the first feature and a first predetermined dimension through a process control system, calculating a second difference between the second dimension of the second feature and a second predetermined dimension through the process control system;

placing a second wafer on the wafer chuck;

determining whether the first difference is acceptable through the process control system, and determining whether the second difference is acceptable through the process control system;

in response to the determination determines that the first difference of the central region of the first wafer is not acceptable, adjusting a first vertical distance between the gas dispenser and wafer chuck; in response to the determination determines that the second difference of the edge region of the first wafer is not acceptable, adjusting a second vertical distance between the upper edge ring and the gas dispenser; and

after adjusting the first and second vertical distances, producing a second plasma between the wafer chuck and the gas dispenser to form third feature on a central region of the second wafer and a fourth feature on an edge region of the second wafer.

11. The method of claim 10 , wherein adjusting the first vertical distance between the gas dispenser and the wafer chuck comprises:

initiating a vertical movement of the gas dispenser relative to the wafer chuck.

12. The method of claim 10 , wherein adjusting the second vertical distance between the upper edge ring and the gas dispenser comprises:

adjusting a height of the upper edge ring relative to the wafer chuck.

13. The method of claim 10 , wherein the first dimension is a depth of a first recess formed on the central region of the first wafer, and the second dimension is a depth of a second recess formed on the edge region of the first wafer.

14. The method of claim 1 , wherein when an over-etching occurs to the first feature on the central region of the first semiconductor wafer, increasing the first vertical distance between the gas dispenser and the wafer chuck.

15. The method of claim 1 , wherein when an over-etching occurs to the second feature on the edge region of the first semiconductor wafer, increasing the first vertical distance between the upper edge ring and the gas dispenser.

16. The method of claim 6 , wherein the first dimension is a width of a first isolation insulating layer below a first gate structure formed on the central region of the first semiconductor wafer, and the second dimension is a width of a second isolation insulating layer below a second gate structure formed on the edge region of the first semiconductor wafer.

17. The method of claim 6 , wherein the first dimension is a width of an isolation insulating layer below a gate structure formed on the central region of the first semiconductor wafer, and the second dimension is a depth of a recess formed on the edge region of the first semiconductor wafer.

18. The method of claim 6 , wherein the first dimension is a depth of a recess formed on the central region of the first semiconductor wafer, and the second dimension is a width of an isolation insulating layer below a gate structure formed on the edge region of the first semiconductor wafer.

19. The method of claim 10 , wherein the second plasma at a central region of the chamber between the wafer chuck and the gas dispenser has a different plasma density than the first plasma at the central region of the chamber between the wafer chuck and the gas dispenser.

20. The method of claim 10 , wherein the second plasma at an edge region of the chamber between the wafer chuck and the gas dispenser has a different plasma density than the first plasma at the edge region of the chamber between the wafer chuck and the gas dispenser.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2021
From: CLARK, ADAM J.; ROMANO, PERRY
To: HUBBELL INCORPORATED
Reel/Frame 056047/0639 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2021
From: KO, HUANG-SHAO; HSIEH, JUI-FU; LIAO, CHIH-TENG; CHENG, CHIH-CHING
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 055879/0386 →
Continuity (1)
Related Publication 20220328342A1 · Oct 13, 2022
References Cited (27)
US 6210593B1 · Ohkuni · 2001 [cited by examiner]
US 6630360B2 · Christian · 2003 [cited by examiner]
US 6829056B1 · Barnes · 2004 [cited by examiner]
US 6960416B2 · Mui · 2005 [cited by examiner]
US 8500950B2 · Sawai · 2013 [cited by examiner]
US 8688256B2 · Cheng · 2014 [cited by examiner]
US 20020072240A1 · Koike · 2002 [cited by examiner]
US 20030015493A1 · Grasshoff · 2003 [cited by examiner]
US 20030116535A1 · Tsai · 2003 [cited by examiner]
US 20040149389A1 · Fink · 2004 [cited by examiner]
US 20050071035A1 · Strang · 2005 [cited by examiner]
US 20060091108A1 · Mui · 2006 [cited by examiner]
US 20060213864A1 · Tahara · 2006 [cited by examiner]
US 20070239305A1 · Zhuang · 2007 [cited by examiner]
US 20080233662A1 · Shen · 2008 [cited by examiner]
US 20090218317A1 · Belen · 2009 [cited by examiner]
US 20100040957A1 · Hiraki · 2010 [cited by examiner]
US 20100314159A1 · Lee · 2010 [cited by examiner]
US 20110220609A1 · Yaegashi · 2011 [cited by examiner]
US 20120149133A1 · Parrish · 2012 [cited by examiner]
US 20150162170A1 · Kishi · 2015 [cited by examiner]
US 20150279749A1 · Zhang · 2015 [cited by examiner]
US 20170213758A1 · Rice · 2017 [cited by examiner]
US 20170236741A1 · Angelov · 2017 [cited by examiner]
US 20180053629A1 · Zhang · 2018 [cited by examiner]
US 20180277416A1 · Takahashi · 2018 [cited by examiner]
US 20190362940A1 · Zhang · 2019 [cited by examiner]