IP Library › Granted Patent US 12,279,448
Granted Patent B2
US 12,279,448 · App. 17/831,599 · Granted Apr 15, 2025

Trench bottom shielding methods and approaches for trenched semiconductor device structures

Inventors: Woongsun Kim (Cary, NC); Daniel J. Lichtenwalner (Raleigh, NC); Naeem Islam (Morrisville, NC); Sei-Hyung Ryu (Cary, NC)
Assignee: Wolfspeed, Inc.
H10D30/668H10D30/021H10D64/252H10D64/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,279,448
App. No.
17/831,599
Granted
Apr 15, 2025
Kind
B2
Abstract

Semiconductor devices and methods of forming a semiconductor device that includes a polysilicon layer that may improve device reliability and/or a functioning of the device. An example device may include a wide band-gap semiconductor layer structure including a drift region that has a first conductivity type; a plurality of gate trenches in an upper portion of the semiconductor layer structure, each gate trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening; and a plurality of polysilicon layers, each polysilicon layer on the second sidewall of a respective gate trench.

Claims (32)

1. A device comprising:

a wide band-gap semiconductor layer structure including a drift region that has a first conductivity type;

a plurality of trenches in an upper portion of the wide band-gap semiconductor layer structure, each trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening, and the plurality of trenches comprising source trenches and gate trenches;

a polysilicon layer in a bottom of at least some of the source trenches and in direct contact with the drift region; and

a plurality of gate electrodes, each gate electrode arranged within a respective gate trench.

2. The device of claim 1 , wherein each of the source trenches includes the polysilicon layer.

3. The device of claim 2 , wherein each source trench extends in length in a direction parallel to an upper surface of the wide band-gap semiconductor layer structure, and wherein each polysilicon layer extends the length of the respective source trench.

4. The device of claim 1 , wherein each source trench and each gate trench extends in length in a direction parallel to an upper surface of the wide band-gap semiconductor layer structure.

5. The device of claim 1 , further comprising channel regions on the first sidewall of the gate trenches, wherein the wide band-gap semiconductor layer structure comprises well regions having a second conductivity type that is different from the first conductivity type, and wherein the channel regions are in the well regions.

6. The device of claim 1 , wherein at least one gate trench has an oxide layer therein.

7. The device of claim 1 , wherein the wide band-gap semiconductor layer structure comprises silicon carbide.

8. A device comprising:

a wide band-gap semiconductor layer structure including a drift region that has a first conductivity type;

a plurality of gate trenches in an upper portion of the wide band-gap semiconductor layer structure, each gate trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening, each gate trench comprising a plurality of first length portions and a plurality of second length portions alternately arranged in a direction parallel to an upper surface of the wide band-gap semiconductor layer structure; and

a plurality of polysilicon layers, wherein each polysilicon layer is on both the first and second sidewalls of a respective first length portion of the plurality of gate trenches;

wherein the first and second sidewalls of the second length portions of the plurality of gate trenches are free from the polysilicon layers.

9. The device of claim 8 , further comprising an oxide layer within each gate trench.

10. The device of claim 9 , wherein the oxide layer comprises a first cross-section in the first length portions of each gate trench and a second cross-section in the second length portions of each gate trench.

11. The device of claim 8 , further comprising a gate structure within respective gate trenches, wherein the gate structure comprises a gate electrode.

12. The device of claim 11 , wherein the gate electrode comprises a first cross-section in the first length portions of each gate trench, and a second cross-section in the second length portions of each gate trench.

13. The device of claim 8 , wherein the wide band-gap semiconductor layer structure comprises well regions having a second conductivity type that is different from the first conductivity type.

14. The device of claim 8 , further comprising a first source/drain contact on a first major surface of the wide band-gap semiconductor layer structure and a second source/drain contact on a second major surface of the wide band-gap semiconductor layer structure opposite from the first major surface.

15. A device comprising:

a wide band-gap semiconductor layer structure including a drift region that has a first conductivity type, a well region that has a second conductivity type that is different from the first conductivity type, and a source region that has the first conductivity type;

a plurality of gate trenches in an upper portion of the wide band-gap semiconductor layer structure, each gate trench having a bottom surface, a first sidewall, a second sidewall, and an upper opening, and each gate trench exposing side surfaces of the drift region; and

a source contact that is electrically connected to the source region;

a plurality of polysilicon layers, each polysilicon layer on portions of at least one of the first and second sidewalls of a respective gate trench and having an upper surface above the wide band-gap semiconductor layer structure,

wherein the plurality of polysilicon layers are electrically connected to the source contact.

16. The device of claim 15 , wherein each gate trench has first length portions and second length portions, and wherein each polysilicon layer covers an entirety of the second sidewall within a first of the second length portions of the respective gate trench.

17. The device of claim 16 , wherein each polysilicon layer covers an entirety of the first sidewall within the first of the second length portions of the respective gate trench.

18. The device of claim 15 , wherein each polysilicon layer extends longitudinally and covers portions of each of the first and second sidewalls along a length of the respective gate trench.

19. The device of claim 15 , further comprising a gate structure within respective gate trenches, wherein the gate structure comprises a gate electrode.

Assignments (7)
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Mar 26, 2026
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 075280/0919 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0113 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL AT REEL/FRAME NO. 64185/0755 Recorded Sep 30, 2025
From: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WOLFSPEED, INC.
Reel/Frame 072989/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0467 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0588 →
NOTICE OF GRANT OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Sep 30, 2025
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 072992/0381 →
SECURITY INTEREST Recorded Jun 30, 2023
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION
Reel/Frame 064185/0755 →
Continuity (2)
Continuation 17018305 · Sep 11, 2020
Related Publication 20220293787A1 · Sep 15, 2022
References Cited (47)
US 6351018B1 · Sapp · 2002 [cited by applicant]
US 6930352B2 · Saito et al. · 2005 [cited by applicant]
US 7989882B2 · Zhang et al. · 2011 [cited by applicant]
US 7999312B2 · Takaya et al. · 2011 [cited by applicant]
US 8232558B2 · Zhang et al. · 2012 [cited by applicant]
US 9012984B2 · Cheng et al. · 2015 [cited by applicant]
US 9136372B2 · Miyahara et al. · 2015 [cited by applicant]
US 9293558B2 · Siemieniec et al. · 2016 [cited by applicant]
US 9887287B1 · Lichtenwalner et al. · 2018 [cited by applicant]
US 9954055B2 · Kobayashi · 2018 [cited by examiner]
US 20040195618A1 · Saito et al. · 2004 [cited by applicant]
US 20100224932A1 · Takaya et al. · 2010 [cited by applicant]
US 20110254010A1 · Zhang · 2011 [cited by examiner]
US 20130001592A1 · Miyahara et al. · 2013 [cited by applicant]
US 20140077278A1 · Nozu · 2014 [cited by applicant]
US 20140145206A1 · Siemieniec et al. · 2014 [cited by applicant]
US 20140361349A1 · Alexandrov et al. · 2014 [cited by applicant]
US 20150021623A1 · Lichtenwalner et al. · 2015 [cited by applicant]
US 20150214355A1 · Nakano · 2015 [cited by examiner]
US 20150270361A1 · Yoshimoto · 2015 [cited by applicant]
US 20150333175A1 · Kiyosawa · 2015 [cited by examiner]
US 20150357415A1 · Kagawa et al. · 2015 [cited by applicant]
US 20160005837A1 · Cheng et al. · 2016 [cited by applicant]
US 20160260797A1 · Sato et al. · 2016 [cited by applicant]
US 20170040425A1 · Kueck et al. · 2017 [cited by applicant]
US 20180097071A1 · Suzuki et al. · 2018 [cited by applicant]
US 20190088778A1 · Kawamura · 2019 [cited by applicant]
US 20190348328A1 · Santos Rodriguez · 2019 [cited by examiner]
US 20190371614A1 · Kanazawa · 2019 [cited by applicant]
US 20200083368A1 · Kobayashi et al. · 2020 [cited by applicant]
US 20210184009A1 · Wang · 2021 [cited by applicant]
EP 1845561A2 · 2007 [cited by applicant]
EP 2565922A1 · 2013 [cited by applicant]
EP 2919273A1 · 2015 [cited by applicant]
JP 2005333068A · 2005 [cited by applicant]
JP 2007242852A · 2007 [cited by applicant]
JP 2014107571A · 2014 [cited by applicant]
JP 2019071313A · 2019 [cited by applicant]
JP 2020043242A · 2020 [cited by applicant]
KR 20060000346A · 2006 [cited by applicant]
WO 2015156024A1 · 2015 [cited by applicant]
WO 2020012958A1 · 2020 [cited by applicant]
“International Preliminary Report on Patentability for International Patent Application No. PCTUS21049585, dated Mar. 23, 2023, 17 pages”. [cited by applicant]
“Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration for corresponding International Application No. PCT/US2021/049585, mai… [cited by applicant]
“Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, corresponding to Application No. PCT/US2017/054212, mailing date: Nov… [cited by applicant]
Hiyoshi, Toru, et al., “SIC High Channel Mobility Mosfet”, Sei Technical Review, No. 77, Oct. 2013, 122-126. [cited by applicant]
Kagawa, Yasuhiro, et al., “Introduction of Depletion Stopper for Reduction of JFET Resistance for 4H-SIC Trench MOSFET”, Materials Science Forum, vols. 821-823, Feb. 2, 2015, 761-764. [cited by applicant]