IP Library › Granted Patent US 12,356,627
Granted Patent B2
US 12,356,627 · App. 17/821,012 · Granted Jul 8, 2025

Memory device containing composition-controlled ferroelectric memory elements and method of making the same

Inventors: Rahul Sharangpani (Fremont, CA); Kartik Sondhi (Milpitas, CA); Raghuveer S. Makala (Campbell, CA); Tiffany Santos (Palo Alto, CA); Fei Zhou (San Jose, CA); Joyeeta Nag (San Jose, CA); Bhagwati Prasad (San Jose, CA)
Assignee: Sandisk Technologies, Inc.
H10B51/20H10B51/10H10D30/0415H10D30/701
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,356,627
App. No.
17/821,012
Granted
Jul 8, 2025
Kind
B2
Abstract

A semiconductor memory device includes an alternating stack of insulating layers and electrically conductive layers, a memory opening vertically extending through the alternating stack, and a memory opening fill structure located in the memory opening and including a vertical stack of discrete ferroelectric material portions and a vertical semiconductor channel. In one embodiment, the discrete ferroelectric material portions include a ferroelectric alloy material of a first dielectric metal oxide material and a second dielectric metal oxide material. In another embodiment, each of the discrete ferroelectric material portions is oxygen-deficient.

Claims (79)

1. A semiconductor memory device, comprising:

an alternating stack of insulating layers and electrically conductive layers;

a memory opening vertically extending through the alternating stack; and

a memory opening fill structure located in the memory opening and comprising a vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions and a vertical semiconductor channel,

wherein:

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions are vertically spaced apart from each other;

each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions is in direct contact with a sidewall of a respective oxygen-gettering liner; and

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have a formula selected from:

HfO 2-x , where x >0, or

ZrO 2-y , where y >0, or

AlO 1.5-z , where z >0.

2. The semiconductor memory device of claim 1 , wherein each of the electrically conductive layers comprises the respective oxygen-gettering liner comprising a first conductive material and conductive fill material layer comprising a second conductive material that is different from the first conductive material.

3. The semiconductor memory device of claim 2 , wherein the first conductive material comprises TaN or TiN.

4. The semiconductor memory device of claim 2 , wherein the first conductive material comprises an elemental metal that is selected from platinum, titanium, tantalum, hafnium, or aluminum.

5. The semiconductor memory device of claim 2 , wherein the oxygen-gettering liner of each of the electrically conductive layers is in direct contact with a respective pair of insulating layers of the insulating layers of the alternating stack.

6. The semiconductor memory device of claim 1 , wherein each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions has a radial oxygen concentration gradient such that an atomic percentage of oxygen atoms decreases with a radial distance from a vertical axis passing through a geometrical center of the memory opening fill structure.

7. The semiconductor memory device of claim 1 , wherein the memory opening fill structure further comprises a vertical stack of discrete spacer material portions that is interlaced with the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions along a vertical direction.

8. The semiconductor memory device of claim 7 , wherein the discrete spacer material portions comprise a ferroelectric material having a material composition that differs from a material composition of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions by a reduced density of oxygen vacancies.

9. The semiconductor memory device of claim 7 , wherein:

outer sidewalls of the vertical stack of discrete spacer material portions are vertically coincident with outer sidewalls of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions; and

inner sidewalls of the vertical stack of discrete spacer material portions are vertically coincident with inner sidewalls of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions.

10. The semiconductor memory device of claim 1 , wherein:

the vertical semiconductor channel is in direct contact with sidewalls of the insulating layers within the alternating stack; and

each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions comprises a respective top surface that contacts a bottom surface of a respective overlying insulating layer of the insulating layers, and a respective bottom surface that contacts a top surface of a respective underlying insulating layer of the insulating layers.

11. The semiconductor memory device of claim 1 , wherein the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have the formula HfO 2-x , where x>0.

12. The semiconductor memory device of claim 1 , wherein the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have the formula ZrO 2-y , where y >0.

13. The semiconductor memory device of claim 1 , wherein the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have the formula AlO 1.5-z , where z>0.

14. A method of forming a semiconductor structure, comprising:

forming an alternating stack of insulating layers and sacrificial material layers over a substrate;

forming a memory opening through the alternating stack;

forming an in-process memory opening fill structure in the memory opening, wherein the in-process memory opening fill structure comprises metal oxide tubular portions located at levels of the sacrificial material layers and a vertical semiconductor channel that is formed over the metal oxide tubular portions;

forming backside recesses by removing the sacrificial material layers selective to the insulating layers and the metal oxide tubular portions;

forming an oxygen-gettering liner in each of the backside recesses and directly on an outer sidewall of a respective one of the metal oxide tubular portions; and

gettering oxygen atoms from the metal oxide tubular portions to convert them into a vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions;

wherein:

the oxygen-gettering liner comprises platinum, titanium, tantalum, hafnium, aluminum, TaN or TiN;

the metal oxide tubular portions comprise stoichiometric hafnium oxide, stoichiometric zirconium oxide or stoichiometric aluminum oxide; and

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have a formula selected from HfO 2-x , ZrO 2-x , or AlO 1.5-x , where x >0.

15. The method of claim 14 , further comprising forming a conductive fill material layer comprising a second conductive material on the oxygen-gettering liners in each remaining volume of the backside recesses to form word lines, wherein the oxygen-gettering liners comprise a conductive material.

16. The method of claim 14 , further comprising forming a metal oxide layer on a sidewall of the memory opening, wherein the metal oxide tubular portions comprise portions of the metal oxide layer that are located at the levels of the sacrificial material layers.

17. The method of claim 16 , wherein:

portions the metal oxide layer located at levels of the insulating layers comprise ferroelectric dielectric spacer material portions after formation of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions;

the discrete spacer material portions have a first average density of oxygen vacancies; and

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have a second average density of oxygen vacancies which is greater than the first average density.

18. The method of claim 14 , further comprising:

laterally recessing sidewalls of the sacrificial material layers around the memory opening to form annular recesses at levels of the sacrificial material layers around the memory opening;

conformally depositing a metal oxide layer the annular recesses; and

removing portions of the metal oxide layer located outside the annular recesses by anisotropically etching the metal oxide layer to leave the metal oxide tubular portions in the annular recesses.

19. The method of claim 18 , wherein the vertical semiconductor channel is formed by depositing a semiconductor channel material directly on inner sidewalls of the metal oxide tubular portions and directly on sidewalls of the insulating layers around the memory opening.

20. A method of forming a semiconductor structure, comprising:

forming an alternating stack of insulating layers and sacrificial material layers over a substrate;

forming a memory opening through the alternating stack;

forming an in-process memory opening fill structure in the memory opening, wherein the in-process memory opening fill structure comprises metal oxide tubular portions located at levels of the sacrificial material layers and a vertical semiconductor channel that is formed over the metal oxide tubular portions;

forming backside recesses by removing the sacrificial material layers selective to the insulating layers and the metal oxide tubular portions;

forming an oxygen-gettering liner in each of the backside recesses and directly on an outer sidewall of a respective one of the metal oxide tubular portions;

gettering oxygen atoms from the metal oxide tubular portions to convert them into a vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions; and

forming a metal oxide layer on a sidewall of the memory opening, wherein the metal oxide tubular portions comprise portions of the metal oxide layer that are located at the levels of the sacrificial material layers;

wherein:

portions the metal oxide layer located at levels of the insulating layers comprise ferroelectric dielectric spacer material portions after formation of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions;

the discrete spacer material portions have a first average density of oxygen vacancies; and

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions have a second average density of oxygen vacancies which is greater than the first average density.

21. A semiconductor memory device, comprising:

an alternating stack of insulating layers and electrically conductive layers;

a memory opening vertically extending through the alternating stack; and

a memory opening fill structure located in the memory opening and comprising a vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions and a vertical semiconductor channel,

wherein:

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions are vertically spaced apart from each other;

each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions is in direct contact with a sidewall of a respective oxygen-gettering liner; and

each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions has a radial oxygen concentration gradient such that an atomic percentage of oxygen atoms decreases with a radial distance from a vertical axis passing through a geometrical center of the memory opening fill structure.

22. A semiconductor memory device, comprising:

an alternating stack of insulating layers and electrically conductive layers;

a memory opening vertically extending through the alternating stack; and

a memory opening fill structure located in the memory opening and comprising a vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions and a vertical semiconductor channel,

wherein:

the discrete non-stoichiometric oxygen-deficient ferroelectric material portions are vertically spaced apart from each other;

each of the discrete non-stoichiometric oxygen-deficient ferroelectric material portions is in direct contact with a sidewall of a respective oxygen-gettering liner;

the memory opening fill structure further comprises a vertical stack of discrete spacer material portions that is interlaced with the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions along a vertical direction;

outer sidewalls of the vertical stack of discrete spacer material portions are vertically coincident with outer sidewalls of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions; and

inner sidewalls of the vertical stack of discrete spacer material portions are vertically coincident with inner sidewalls of the vertical stack of discrete non-stoichiometric oxygen-deficient ferroelectric material portions.

Assignments (4)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2022
From: SHARANGPANI, RAHUL; SONDHI, KARTIK; MAKALA, RAGHUVEER S.; ZHOU, FEI; SANTOS, TIFFANY; PRASAD, BHAGWATI; NAG, JOYEETA
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 061267/0734 →
Continuity (1)
Related Publication 20240064992A1 · Feb 22, 2024
References Cited (42)
US 5915167A · Leedy · 1999 [cited by applicant]
US 10700093B1 · Kalitsov et al. · 2020 [cited by applicant]
US 10937809B1 · Sharangpani et al. · 2021 [cited by applicant]
US 10957711B2 · Prasad et al. · 2021 [cited by applicant]
US 11024648B2 · Sharangpani et al. · 2021 [cited by applicant]
US 11049880B2 · Rajashekhar et al. · 2021 [cited by applicant]
US 11107516B1 · Rabkin et al. · 2021 [cited by applicant]
US 11177284B2 · Rabkin et al. · 2021 [cited by applicant]
US 11239254B2 · Sharangpani et al. · 2022 [cited by applicant]
US 11271009B2 · Kalitsov et al. · 2022 [cited by applicant]
US 11309332B2 · Rajashekhar et al. · 2022 [cited by applicant]
US 20150214322A1 · Mueller · 2015 [cited by examiner]
US 20200203381A1 · Rabkin et al. · 2020 [cited by applicant]
US 20210066348A1 · Prasad · 2021 [cited by examiner]
US 20210074727A1 · Prasad et al. · 2021 [cited by applicant]
US 20210082955A1 · Rajashekhar et al. · 2021 [cited by applicant]
US 20220139960A1 · Said et al. · 2022 [cited by applicant]
US 20220157852A1 · Prasad et al. · 2022 [cited by applicant]
US 20220157966A1 · Prasad et al. · 2022 [cited by applicant]
US 20220189993A1 · Tirukkonda et al. · 2022 [cited by applicant]
US 20220231048A1 · Sharangpani et al. · 2022 [cited by applicant]
Cabout, T. et al., “Role of Ti and Pt electrodes on resistance switching variability of HfO2-based Resistive Random Access Memory,” Thin Solid Films, vol. 533, pp. 19-23 (2013); http://dx.doi.org/10.1016/j.tsf.2012.11.0… [cited by applicant]
Cho, E. et al., “Electronic structure of Pt/HfO2 interface with oxygen vacancy,” Microelectronic Engineering, vol. 88, pp. 3407-3410 (2011). [cited by applicant]
Lee, C.K. et al., “First-principles study on doping and phase stability of HfO2,” Physical Review B, vol. 78, pp. 012102-1 to 012102-4 (2008); DOI: 10.1103/PhysRevB.78.012102. [cited by applicant]
O'Hara, A. et al., “Assessing hafnium on hafnia as an oxygen getter,” Journal of Applied Physics., vol. 115, pp. 183703-1 to 183703-8 (2014); https://doi.org/10.1063/1.4876262. [cited by applicant]
Pal, A. et al., “Enhancing ferroelectricity in dopant-free hafnium oxide,” Applied Physics Letters, vol. 110, pp. 022903-01 to 022903-04 (2017); https://doi.org/10.1063/1.4973928. [cited by applicant]
Peng, Y. et al., “Ferroelectric-like Behavior Originating from Oxygen Vacancy Dipoles in Amorphous Film for Non-volatile Memory,” Nanoscale Research Letters, vol. 15, No. 134, pp. 1-6 (2020); https:/doi.org/10.1186/s116… [cited by applicant]
Pesic, M. et al., “Physical Mechanisms behind the Field-Cycling Behavior of HfO2-Based Ferroelectric Capacitors,” Advanced Functional Materials, DOI: 10.1002/adfm.201600590. [cited by applicant]
Sondhi, K. et al., “Memory Device Containing Composition-Controlled Ferroelectric Memory Elements and Method of Making the Same,” U.S. Appl. No. 17/820,997, filed Aug. 19, 2022. [cited by applicant]
Young-Fisher, K. G. et al., “Leakage Current-Forming Voltage Relation and Oxygen Gettering in HfOx RRAM Devices,” IEEE Electronic Device Letters, vol. 34, No. 6, pp. 750-752 (2013). [cited by applicant]
Zhang, H. et al., “Ionic doping effect in resistive switching memory,” Applied Physics Letters, vol. 96, pp. 123502-01 to 123502-3 (2010); https://doi.org/10.1063/1.3364130. [cited by applicant]
Hoffmann, M. et al., “Atomic layer etching of ferroelectric hafnium zirconium oxide thin films enables giant tunneling electroresistance.” [cited by applicant]
Lee, D. et al., “Domains and domain dynamics in fluorite-structured ferroelectrics.” [cited by applicant]
Lee, Y. et al., “Thermal atomic layer etching of Al2O3, HfO2, and ZrO2 using sequential hydrogen fluoride and dimethylaluminum chloride exposures.” [cited by applicant]
Liu, H. et al. “ZrO [cited by applicant]
Liao, J. et al., “Grain size engineering of ferroelectric Zr-doped HfO 2 for the highly scaled devices applications.” [cited by applicant]
Mukundan, V. et al., “Ferroelectric Phase Content in 7 nm Hf (1−x) ZrxO2 Thin Films Determined by X-Ray-Based Methods.” [cited by applicant]
Shin, D. et al., “Thermodynamic modeling of the Hf—Si—O system.” [cited by applicant]
Xiao, W. et al., “Memory window and endurance improvement of Hf 0.5 Zr 0.5 O 2-based FeFETs with ZrO 2 seed layers characterized by fast voltage pulse measurements.” [cited by applicant]
U.S. Appl. No. 17/809,758, filed Jun. 29, 2022, SanDisk Technologies LLC. [cited by applicant]
Mulaosmanovic, H. et al., “Evidence of single domain switching in hafnium oxide based FeFETs: Enabler for multi-level FeFET memory cells,” 2015 IEEE International Electron Devices Meeting (IEDM), 2015, pp. 26.8.1-26.8.3… [cited by applicant]
USPTO Office Communication, Non-Final Office Action for U.S. Appl. No. 17/820,997, mailed on Feb. 18, 2025, 25 pages. [cited by applicant]