IP Library › Granted Patent US 12,476,202
Granted Patent B2
US 12,476,202 · App. 18/409,765 · Granted Nov 18, 2025

Semiconductor packages and associated methods with solder mask opening(s) for in-package ground and conformal coating contact

Inventors: Avishesh Dhakal (Meridian, ID); Gary A. Monroe (Plano, TX)
Assignee: Micron Technology, Inc.
H01L23/552H01L21/4853H01L21/4857H01L21/561H01L21/565H01L21/78H01L23/3128H01L23/3135H01L23/49822H01L23/49838
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,202
App. No.
18/409,765
Granted
Nov 18, 2025
Kind
B2
Abstract

Semiconductor devices with a conformal coating in contact with a ground plane at a bottom side of the semiconductor devices and associated systems and methods are disclosed herein. In one embodiment, a semiconductor device includes a semiconductor die coupled to a first surface of a package substrate. The semiconductor device can also include a molded material covering at least a portion of the package substrate and the semiconductor die. The semiconductor device can also include a ground plane in the package substrate and exposed through an opening in a second surface of the package substrate opposite the first surface. The semiconductor device can also include a conformal coating coupled to the ground plane through the opening that can shield the semiconductor device from electromagnetic interference.

Claims (32)

1 . A method of manufacturing a semiconductor device, the method comprising:

forming a package substrate, the package substrate including a first surface having a die attach area, a second surface opposite the first surface, an opening in the second surface, and a ground plane positioned between the first surface and the second surface, the ground plane including a bottom surface facing the second surface and exposed through the opening and the second surface; and

applying a conformal coating over the package substrate such that (a) the conformal coating is positioned over a side of the first surface of the package substrate opposite the second surface and (b) the conformal coating extends along a side of the package substrate from the first surface to the opening in the second surface of the package substrate where a portion of the conformal coating is electrically connected to the ground plane through the opening in the second surface of the package substrate.

2 . The method of claim 1 , further comprising, before applying the conformal coating, applying a solder mask over the second surface of the package substrate and etching the solder mask to expose the bottom surface of the ground plane through the package substrate, the opening, and the solder mask.

3 . The method of claim 2 , wherein the etching of the solder mask includes forming the opening by removing a portion of the solder mask and a portion of the package substrate, and wherein the portion of the solder mask and the portion of the package substrate extend around at least part of a perimeter of the package substrate.

4 . The method of claim 2 , wherein applying the conformal coating includes applying the conformal coating before removing the solder mask from over the package substrate.

5 . The method of claim 2 , further comprising removing the solder mask from over the package substrate before applying the conformal coating.

6 . The method of claim 1 , wherein:

the method further comprises forming a molded material over at least a portion of the first surface of the package substrate; and

applying the conformal coating includes applying the conformal coating over (i) a top surface of the molded material opposite a surface of the molded material that contacts the first surface of the package substrate and (ii) a plurality of side surfaces of the molded material and the package substrate.

7 . The method of claim 1 , further comprising forming a trace in the package substrate extending from the bottom surface of the ground plane to the second surface of the package substrate, wherein the portion of the conformal coating contacts the trace at the second surface of the package substrate.

8 . The method of claim 2 , wherein the etching of the solder mask includes forming the opening by removing a portion of the solder mask and a portion of the package substrate, and wherein the portion of the solder mask and the portion of the package substrate extend around an entirety of a perimeter of the package substrate.

9 . The method of claim 2 , wherein the etching of the solder mask includes forming the opening by removing a portion of the solder mask and a portion of the package substrate such that the opening is a trench or moat formed in the solder mask and the package substrate.

10 . The method of claim 9 , wherein applying the conformal coating includes applying the conformal coating over the package substrate such that the conformal coating envelopes part of the solder mask positioned over the second surface of the package substrate between the side of the package substrate and the opening.

11 . A method of manufacturing a semiconductor device, the method comprising:

forming a package substrate using a plurality of substrates and/or dielectric materials, and wherein forming the package substrate includes:

positioning a ground plane between (i) a first surface of a first substrate and/or dielectric material of the plurality and (ii) a second surface of a second substrate and/or dielectric material of the plurality; and

exposing a bottom surface of the ground plane that faces the second surface via an opening formed in the package substrate at the second surface,

wherein:

the first surface is a topmost surface of the package substrate relative to all other substrates and/or dielectric materials of the plurality, is located at a first side of the package substrate, and includes a die attach area, and

the second surface is a bottommost surface of the package substrate relative to all other substrates and/or dielectric materials of the plurality and is located at a second side of the package substrate opposite the first side.

12 . The method of claim 11 , wherein positioning the ground plane between the first surface and the second surface includes positioning the ground plane between the first surface and the second surface such that the bottom surface of the ground plane is embedded within the package substrate a non-zero depth into the package substrate from the second surface.

13 . The method of claim 11 , further comprising forming a conductive trace extending from the bottom surface of the ground plane to the second surface.

14 . The method of claim 11 , further comprising forming the opening in the package substrate.

15 . The method of claim 14 , wherein forming the opening includes applying a solder mask over the second surface of the package substrate and etching the solder mask and the package substrate.

16 . The method of claim 14 , wherein forming the opening includes forming the opening about at least part of a perimeter of the package substrate.

17 . The method of claim 14 , wherein forming the opening includes forming a trench or moat in at least the second substrate and/or dielectric material.

18 . A method of manufacturing a semiconductor device, the method comprising:

forming a package substrate, the package substrate including a first surface, a second surface opposite the first surface, a ground plane positioned between the first surface and the second surface, and an opening at the second surface, wherein the ground plane includes a bottommost surface that faces the second surface and that is exposed via the opening; and

applying a conformal coating over the package substrate such that the conformal coating (i) extends along a side of the package substrate from the first surface to the second surface of the package substrate, (ii) wraps around the package substrate from the side of the package substrate to the opening in the second surface, and (iii) is electrically connected to the bottommost surface of the ground plane through the opening.

19 . The method of claim 18 , further comprising, before applying the conformal coating, applying a solder mask over the second surface of the package substrate and etching the solder mask to form the opening and expose the bottommost surface of the ground plane through second surface of the package substrate.

20 . The method of claim 19 , wherein etching the solder mask to form the opening includes removing a portion of the solder mask and a portion of the package substrate, and wherein the portion of the solder mask and the portion of the package substrate extend around at least part of a perimeter of the package substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2024
From: DHAKAL, AVISHESH; MONROE, GARY A.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 066117/0010 →
Continuity (3)
Division 17071951 · Oct 15, 2020
Continuation 16234068 · Dec 27, 2018
Related Publication 20240145405A1 · May 2, 2024
References Cited (73)
US 7342303B1 · Berry et al. · 2008 [cited by applicant]
US 7745910B1 · Olson et al. · 2010 [cited by applicant]
US 7851894B1 · Scanlan · 2010 [cited by applicant]
US 8058715B1 · Roa et al. · 2011 [cited by applicant]
US 8093691B1 · Fuentes et al. · 2012 [cited by applicant]
US 8102032B1 · Bolognia et al. · 2012 [cited by applicant]
US 8129824B1 · St et al. · 2012 [cited by applicant]
US 8268677B1 · Pagaila · 2012 [cited by examiner]
US 8508023B1 · Kelly et al. · 2013 [cited by applicant]
US 9177932B1 · Kim et al. · 2015 [cited by applicant]
US 10461043B1 · Parker · 2019 [cited by examiner]
US 10825782B2 · Dhakal et al. · 2020 [cited by applicant]
US 20090008765A1 · Yamano · 2009 [cited by examiner]
US 20090315156A1 · Harper · 2009 [cited by applicant]
US 20100140759A1 · Pagaila et al. · 2010 [cited by applicant]
US 20120133032A1 · Tsai et al. · 2012 [cited by applicant]
US 20120168929A1 · Goh · 2012 [cited by applicant]
US 20150077961A1 · Thiesen · 2015 [cited by examiner]
US 20150102478A1 · Suthiwongsunthorn et al. · 2015 [cited by applicant]
US 20160149300A1 · Ito · 2016 [cited by examiner]
US 20160276259A1 · Kunimoto · 2016 [cited by examiner]
US 20160315055A1 · Vogt · 2016 [cited by examiner]
US 20160351509A1 · Dang et al. · 2016 [cited by applicant]
US 20170077022A1 · Scanlan et al. · 2017 [cited by applicant]
US 20170127581A1 · Figueredo · 2017 [cited by examiner]
US 20170186726A1 · Tang et al. · 2017 [cited by applicant]
US 20170263572A1 · Gong et al. · 2017 [cited by applicant]
US 20170345761A1 · Yu et al. · 2017 [cited by applicant]
US 20180012857A1 · Lin · 2018 [cited by applicant]
US 20180026010A1 · Huang · 2018 [cited by examiner]
US 20180053753A1 · Singh et al. · 2018 [cited by applicant]
US 20180130749A1 · Tsai et al. · 2018 [cited by applicant]
US 20180138127A1 · Lee et al. · 2018 [cited by applicant]
US 20180138130A1 · Lin et al. · 2018 [cited by applicant]
US 20180166394A1 · Otsubo et al. · 2018 [cited by applicant]
US 20180197829A1 · Stiebler · 2018 [cited by examiner]
US 20180204804A1 · Leahy · 2018 [cited by examiner]
US 20180247905A1 · Yu et al. · 2018 [cited by applicant]
US 20180294233A1 · Yoon et al. · 2018 [cited by applicant]
US 20180323170A1 · Kim · 2018 [cited by examiner]
US 20180358312A1 · Yu et al. · 2018 [cited by applicant]
US 20180374799A1 · Kawabata · 2018 [cited by applicant]
US 20190043733A1 · Kapusta et al. · 2019 [cited by applicant]
US 20190067207A1 · Hu · 2019 [cited by applicant]
US 20190103653A1 · Jeong · 2019 [cited by examiner]
US 20190104653A1 · Jandzinski · 2019 [cited by examiner]
US 20190131253A1 · Lee · 2019 [cited by examiner]
US 20190164895A1 · Kim · 2019 [cited by examiner]
US 20190172791A1 · Kawabata · 2019 [cited by applicant]
US 20190189572A1 · Chiang et al. · 2019 [cited by applicant]
US 20190221917A1 · Kim et al. · 2019 [cited by applicant]
US 20190237406A1 · Choi · 2019 [cited by examiner]
US 20190244907A1 · Liao et al. · 2019 [cited by applicant]
US 20190252325A1 · Chen et al. · 2019 [cited by applicant]
US 20190280374A1 · Kim et al. · 2019 [cited by applicant]
US 20190287924A1 · Moon et al. · 2019 [cited by applicant]
US 20190304887A1 · Ganesan et al. · 2019 [cited by applicant]
US 20190304936A1 · Shaul · 2019 [cited by examiner]
US 20190385989A1 · Yu · 2019 [cited by examiner]
US 20200035626A1 · Ueda · 2020 [cited by examiner]
US 20200105675A1 · Yu et al. · 2020 [cited by applicant]
US 20200185815A1 · Lee et al. · 2020 [cited by applicant]
US 20200211975A1 · Dhakal et al. · 2020 [cited by applicant]
US 20200259240A1 · Moallem · 2020 [cited by examiner]
US 20200266160A1 · Yu et al. · 2020 [cited by applicant]
US 20200294926A1 · Wu et al. · 2020 [cited by applicant]
US 20210028123A1 · Dhakal et al. · 2021 [cited by applicant]
US 20210391265A1 · Jung · 2021 [cited by examiner]
US 20230083146A1 · We · 2023 [cited by examiner]
EP 3462486A1 · 2019 [cited by examiner]
TW 201214650A · 2012 [cited by applicant]
WO WO2015015863A1 · 2015 [cited by examiner]
WO WO2018186065A1 · 2018 [cited by examiner]