IP Library › Granted Patent US 12,538,831
Granted Patent B2
US 12,538,831 · App. 17/993,905 · Granted Jan 27, 2026

Electronic device and manufacturing method thereof

Inventors: Tzu-Sheng Wu (Miaoli County, TW); Haw-Kuen Liu (Miaoli County, TW); Chung-Jyh Lin (Miaoli County, TW); Cheng-Chi Wang (Miaoli County, TW); Wen-Hsiang Liao (Miaoli County, TW); Te-Hsun Lin (Miaoli County, TW)
Assignee: Innolux Corporation
H01L24/13H01L24/03H01L24/05H01L24/06H01L24/16H01L24/17H01L25/105H01L25/16H01L2224/034H01L2224/0362H01L2224/05005H01L2224/05017H01L2224/05018H01L2224/05082H01L2224/05541H01L2224/05557H01L2224/05558H01L2224/05573H01L2224/0603H01L2224/13005H01L2224/13082H01L2224/16148H01L2224/16225H01L2224/16265H01L2224/17163H01L2225/1041H01L2225/1058H01L2924/19041H01L2924/19043
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,538,831
App. No.
17/993,905
Granted
Jan 27, 2026
Kind
B2
Abstract

The disclosure provides an electronic device and a manufacturing method thereof. The electronic device includes a package structure, a circuit structure, a bonding structure and an external element. The circuit structure is disposed on the package structure and is electrically connected to the package structure. The circuit structure has a recess. The bonding structure includes a first bonding pad and a second bonding pad. The second bonding pad is disposed in the recess, and the second bonding pad is disposed on the first bonding pad. The bonding structure is disposed between the circuit structure and the external element. The external element is electrically connected to the circuit structure through the bonding structure. A width of the first bonding pad is smaller than a width of the second bonding pad.

Claims (48)

1 . An electronic device, comprising:

a package structure, comprising:

an electronic element;

a protective layer, surrounding the electronic element;

a first insulating layer, disposed on the electronic element and having a first opening; and

a second insulating layer, disposed on the first insulating layer and having a second opening;

a circuit structure, disposed on the package structure and electrically connected to the package structure, wherein the circuit structure has a recess;

a bonding structure, comprising a first bonding pad and a second bonding pad, wherein the first bonding pad is disposed in the recess, and the second bonding pad is disposed on the first bonding pad; and

an external element, wherein the bonding structure is disposed between the circuit structure and the external element, and the external element is electrically connected to the circuit structure through the bonding structure,

wherein a width of the first bonding pad is smaller than a width of the second bonding pad,

wherein the second insulating layer contacting a side surface of the first insulating layer through the first opening,

wherein the external element contacts the second bonding pad, and the external element and the circuit structure are separated from each other,

wherein the first bonding pad and second bonding pad comprise solder ball.

2 . The electronic device according to claim 1 , wherein in a cross-sectional view, a height of the electronic element is greater than or equal to 3 times a height of the first bonding pad and less than or equal to 10 times the height of the first bonding pad.

3 . The electronic device according to claim 2 , wherein a width of the first opening is greater than a width of the second opening.

4 . The electronic device according to claim 1 , wherein a thickness of the first insulating layer is smaller than a thickness of the second insulating layer.

5 . The electronic device according to claim 1 , the circuit structure having a third insulating layer, wherein a thickness of the third insulating layer is greater than a thickness of the second insulating layer.

6 . The electronic device according to claim 5 , the circuit structure further having a seed layer and a conductive layer, wherein the seed layer is disposed on the second insulating layer and in the second opening, and the conductive layer is disposed on the seed layer and in the second opening.

7 . The electronic device according to claim 6 , wherein the third insulating layer is disposed on the conductive layer, the third insulating layer has an opening, and the opening surrounds the first bonding pad.

8 . The electronic device according to claim 6 , the circuit structure comprising a dummy metal, wherein the dummy metal and the conductive layer is a film layer that is the same, and the dummy metal is not electrically connected to the conductive layer.

9 . The electronic device according to claim 1 , wherein the second bonding pad directly contacts the first bonding pad.

10 . The electronic device according to claim 9 , wherein a contact surface between the second bonding pad and the first bonding pad is located within the recess.

11 . The electronic device according to claim 1 , wherein the first bonding pad and the second bonding pad does not overlap a side surface of the electronic element in a normal direction of the electronic device.

12 . A manufacturing method of an electronic device, comprising:

providing a substrate;

forming a package structure on the substrate, wherein the package structure comprises:

an electronic element;

a protective layer, surrounding the electronic element;

a first insulating layer, disposed on the electronic element and having a first opening; and

a second insulating layer, disposed on the first insulating layer and having a second opening;

forming a circuit structure, so that the circuit structure is electrically connected to the package structure;

forming a bonding structure on the circuit structure, wherein the bonding structure comprises a first bonding pad and a second bonding pad, and the first bonding pad is disposed between the second bonding pad and the circuit structure; and

disposing an external element, so that the bonding structure is located between the circuit structure and the external element, and the external element is electrically connected to the circuit structure,

wherein a width of the first bonding pad is smaller than a width of the second bonding pad,

wherein the second insulating layer contacting a side surface of the first insulating layer through the first opening,

wherein the external element contacts the second bonding pad, and the external element and the circuit structure are separated from each other, wherein the first bonding pad and second bonding pad comprise solder ball.

13 . The manufacturing method of the electronic device according to claim 12 , wherein forming the circuit structure comprises:

forming a seed layer on the package structure;

disposing a mask on the seed layer;

patterning the mask, to form a plurality of openings;

forming a conductive layer in the openings;

removing the mask that is patterned and a portion of the seed layer; and

after disposing the first bonding pad on the conductive layer, forming a third insulating layer on the conductive layer to surround the first bonding pad.

14 . The manufacturing method of the electronic device according to claim 12 , wherein in a cross-sectional view, a height of the electronic element is greater than or equal to 3 times a height of the first bonding pad and less than or equal to 10 times the height of the first bonding pad.

15 . The manufacturing method of the electronic device according to claim 14 , wherein a width of the first opening is greater than a width of the second opening.

16 . The manufacturing method of the electronic device according to claim 12 , wherein a thickness of the first insulating layer is smaller than a thickness of the second insulating layer.

17 . The manufacturing method of the electronic device according to claim 12 , wherein the second bonding pad directly contacts the first bonding pad.

18 . The manufacturing method of the electronic device according to claim 17 , wherein a contact surface between the second bonding pad and the first bonding pad is located within the recess.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2022
From: WU, TZU-SHENG; LIU, HAW-KUEN; LIN, CHUNG-JYH; WANG, CHENG-CHI; LIAO, WEN-HSIANG; LIN, TE-HSUN
To: INNOLUX CORPORATION
Reel/Frame 061930/0359 →
Priority Claims (1)
CN 202211239024.3 · Oct 11, 2022 · national
Continuity (1)
Related Publication 20240120304A1 · Apr 11, 2024
References Cited (51)
US 9607958B2 · Lin et al. · 2017 [cited by applicant]
US 10504852B1 · Chen · 2019 [cited by examiner]
US 10510650B2 · Yu · 2019 [cited by examiner]
US 10672674B2 · Yu · 2020 [cited by examiner]
US 11694967B2 · Wang · 2023 [cited by examiner]
US 11908836B2 · Chen · 2024 [cited by examiner]
US 12154848B2 · Tsao · 2024 [cited by examiner]
US 20120206160A1 · Wu · 2012 [cited by examiner]
US 20160212852A1 · Hu · 2016 [cited by examiner]
US 20190006309A1 · Jeng · 2019 [cited by examiner]
US 20190244947A1 · Yu · 2019 [cited by examiner]
US 20190259726A1 · Jeng · 2019 [cited by examiner]
US 20200161267A1 · Jeng · 2020 [cited by examiner]
US 20200294930A1 · Wang · 2020 [cited by examiner]
US 20200388564A1 · Chou · 2020 [cited by examiner]
US 20220108967A1 · Jeng · 2022 [cited by examiner]
US 20220223564A1 · Chen · 2022 [cited by examiner]
US 20230132292A1 · Yan · 2023 [cited by examiner]
US 20230290733A1 · Wang · 2023 [cited by examiner]
US 20230395573A1 · Chen · 2023 [cited by examiner]
US 20240006367A1 · Jeng · 2024 [cited by examiner]
US 20240047422A1 · Chen · 2024 [cited by examiner]
US 20240120304A1 · Wu · 2024 [cited by examiner]
US 20240145372A1 · Tsao · 2024 [cited by examiner]
US 20240162185A1 · Huang · 2024 [cited by examiner]
US 20240266335A1 · Li · 2024 [cited by examiner]
US 20240363565A1 · Chang · 2024 [cited by examiner]
US 20240387467A1 · Chen · 2024 [cited by examiner]
US 20240429193A1 · Chou · 2024 [cited by examiner]
US 20250038097A1 · Tsao · 2025 [cited by examiner]
US 20250167158A1 · Jeng · 2025 [cited by examiner]
CN 111462622A · 2020 [cited by examiner]
CN 114464576A · 2022 [cited by examiner]
CN 117913055A · 2024 [cited by examiner]
CN 119181674A · 2024 [cited by examiner]
KR 102720771B1 · 2024 [cited by examiner]
KR 20250001949A · 2025 [cited by examiner]
TW 200532824 · 2005 [cited by applicant]
TW 201709406 · 2017 [cited by applicant]
TW I610405 · 2018 [cited by applicant]
TW 202109818 · 2021 [cited by applicant]
TW 202205455 · 2022 [cited by applicant]
TW I835336B · 2024 [cited by examiner]
TW 202416486A · 2024 [cited by examiner]
TW 202431577A · 2024 [cited by examiner]
TW 202501769A · 2025 [cited by examiner]
WO WO2025005747A1 · 2025 [cited by examiner]
WO WO2025005749A1 · 2025 [cited by examiner]
WO WO2025005752A1 · 2025 [cited by examiner]
“Office Action of Taiwan Counterpart Application”, issued on Jul. 5, 2023, p. 1-p. 7. [cited by applicant]
“Office Action of Taiwan Related Application, Application No. 113105857”, issued on Sep. 4, 2025, p. 1-p. 5. [cited by applicant]